Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

FM25640B Fiches technique(PDF) 7 Page - Cypress Semiconductor

No de pièce FM25640B
Description  64Kb Serial 5V F-RAM Memory
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  CYPRESS [Cypress Semiconductor]
Site Internet  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

FM25640B Fiches technique(HTML) 7 Page - Cypress Semiconductor

Back Button FM25640B_13 Datasheet HTML 3Page - Cypress Semiconductor FM25640B_13 Datasheet HTML 4Page - Cypress Semiconductor FM25640B_13 Datasheet HTML 5Page - Cypress Semiconductor FM25640B_13 Datasheet HTML 6Page - Cypress Semiconductor FM25640B_13 Datasheet HTML 7Page - Cypress Semiconductor FM25640B_13 Datasheet HTML 8Page - Cypress Semiconductor FM25640B_13 Datasheet HTML 9Page - Cypress Semiconductor FM25640B_13 Datasheet HTML 10Page - Cypress Semiconductor FM25640B_13 Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
FM25640B - 64Kb 5V SPI F-RAM
Document Number: 001-84468 Rev. *A
Page 7 of 14
The BP1 and BP0 bits and the Write Enable Latch
are the only mechanisms that protect the memory
from writes. The remaining write protection features
protect inadvertent changes to the block protect bits.
The WPEN bit controls the effect of the hardware
/WP pin. When WPEN is low, the /WP pin is
ignored. When WPEN is high, the /WP pin controls
write access to the status register. Thus the Status
register is write protected if WPEN=1 and /WP=0.
This scheme provides a write protection mechanism,
which can prevent software from writing the memory
under any circumstances. This occurs if the BP1 and
BP0 are set to 1, the WPEN bit is set to 1, and /WP is
set to 0. This occurs because the block protect bits
prevent writing memory and the /WP signal in
hardware prevents altering the block protect bits (if
WPEN is high). Therefore in this condition, hardware
must be involved in allowing a write operation. The
following table summarizes the write protection
conditions.
Table 4. Write Protection
WEL
WPEN
/WP
Protected Blocks
Unprotected Blocks
Status Register
0
X
X
Protected
Protected
Protected
1
0
X
Protected
Unprotected
Unprotected
1
1
0
Protected
Unprotected
Protected
1
1
1
Protected
Unprotected
Unprotected
Memory Operation
The SPI interface, with its relatively high maximum
clock frequency, highlights the fast write capability
of
the
F-RAM
technology.
Unlike
SPI-bus
EEPROMs, the FM25640B can perform sequential
writes at bus speed. No page register is needed and
any number of sequential writes may be performed.
Write Operation
All writes to the memory array begin with a WREN
op-code. The next op-code is the WRITE instruction.
This op-code is followed by a two-byte address
value. The upper 3-bits of the address are ignored. In
total, the 13-bits specify the address of the first byte
of the write operation. Subsequent bytes are data and
they
are
written
sequentially.
Addresses
are
incremented internally as long as the bus master
continues to issue clocks. If the last address of 1FFFh
is reached, the counter will roll over to 0000h. Data is
written MSB first.
Unlike EEPROMs, any number of bytes can be
written sequentially and each byte is written to
memory immediately after it is clocked in (after the
8
th
clock). The rising edge of /CS terminates a
WRITE op-code operation.
Read Operation
After the falling edge of /CS, the bus master can issue
a READ op-code. Following this instruction is a two-
byte address value. The upper 3-bits of the address
are ignored. In total, the 13-bits specify the address of
the first byte of the read operation. After the op-code
and address are complete, the SI line is ignored. The
bus master issues 8 clocks, with one bit read out for
each. Addresses are incremented internally as long as
the bus master continues to issue clocks. If the last
address of 1FFFh is reached, the counter will roll
over to 0000h. Data is read MSB first. The rising
edge of /CS terminates a READ op-code operation.
The bus configuration for read and write operations is
shown below.
Hold
The /HOLD pin can be used to interrupt a serial
operation without aborting it. If the bus master pulls
the /HOLD pin low while SCK is low, the current
operation will pause. Taking the /HOLD pin high
while SCK is low will resume an operation. The
transitions of /HOLD must occur while SCK is low,
but the SCK pin can toggle during a hold state.


Numéro de pièce similaire - FM25640B_13

FabricantNo de pièceFiches techniqueDescription
logo
Ramtron International C...
FM25640B-G RAMTRON-FM25640B-G Datasheet
213Kb / 13P
   64Kb Serial 5V F-RAM Memory
logo
Cypress Semiconductor
FM25640B-G CYPRESS-FM25640B-G Datasheet
441Kb / 13P
   64Kb Serial 5V F-RAM Memory
FM25640B-G CYPRESS-FM25640B-G Datasheet
441Kb / 13P
   64Kb Serial 5V F-RAM Memory
logo
Ramtron International C...
FM25640B-GTR RAMTRON-FM25640B-GTR Datasheet
213Kb / 13P
   64Kb Serial 5V F-RAM Memory
logo
Cypress Semiconductor
FM25640B-GTR CYPRESS-FM25640B-GTR Datasheet
441Kb / 13P
   64Kb Serial 5V F-RAM Memory
More results

Description similaire - FM25640B_13

FabricantNo de pièceFiches techniqueDescription
logo
Cypress Semiconductor
FM24C64B CYPRESS-FM24C64B_13 Datasheet
352Kb / 15P
   64Kb Serial 5V F-RAM Memory
logo
Ramtron International C...
FM25640B RAMTRON-FM25640B Datasheet
213Kb / 13P
   64Kb Serial 5V F-RAM Memory
FM25640C RAMTRON-FM25640C Datasheet
321Kb / 13P
   64Kb Serial 5V F-RAM Memory
FM24C64B RAMTRON-FM24C64B Datasheet
293Kb / 12P
   64Kb Serial 5V F-RAM Memory
FM24C64C RAMTRON-FM24C64C Datasheet
274Kb / 12P
   64Kb Serial 5V F-RAM Memory
logo
Cypress Semiconductor
FM24C64B CYPRESS-FM24C64B Datasheet
347Kb / 12P
   64Kb Serial 5V F-RAM Memory
FM25640B-G CYPRESS-FM25640B-G Datasheet
441Kb / 13P
   64Kb Serial 5V F-RAM Memory
FM25640B CYPRESS-FM25640B Datasheet
441Kb / 13P
   64Kb Serial 5V F-RAM Memory
FM1608B CYPRESS-FM1608B Datasheet
342Kb / 14P
   64Kb Bytewide 5V F-RAM Memory
logo
Ramtron International C...
FM1608B RAMTRON-FM1608B Datasheet
94Kb / 11P
   64Kb Bytewide 5V F-RAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com