8

www.fairchildsemi.com

FM93C06 Rev. C.1

SYNCHRONOUS DATA TIMING

CS

SK

DI

DO (Data Read)

DO (Status Read)

Valid Status

Valid

Input

Valid

Input

Valid

Output

Valid

Output

CS

SK

DI

DO

High - Z

Dummy

Bit

1

1

0

A5

A4

A1

A0

0

D15

D1

D0

;;;;;;;;;;;;;;

;;;;;;;;;;;;;;

;;;

;;;

NORMAL READ CYCLE (READ)

Address

Bits(6)

Star t

Bit

Opcode

Bits(2)

93C06:

Address bits patter n -> 0-0-A3-A2-A1-A0; (A3-A0 -> User defined)

Timing Diagrams

Address

Bits(6)

CS

SK

DI

DO

High - Z

WRITE ENABLE CYCLE (WEN)

Star t

Bit

93C06:

Address bits patter n -> 1-1-x-x-x-x; (x -> Don't Care, can be 0 or 1)

Opcode

Bits(2)

1

0

0

A5

A4

A1

A0