Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7730LBRUZ Fiches technique(PDF) 31 Page - Analog Devices

No de pièce AD7730LBRUZ
Description  Bridge Transducer ADC
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7730LBRUZ Fiches technique(HTML) 31 Page - Analog Devices

Back Button AD7730LBRUZ Datasheet HTML 27Page - Analog Devices AD7730LBRUZ Datasheet HTML 28Page - Analog Devices AD7730LBRUZ Datasheet HTML 29Page - Analog Devices AD7730LBRUZ Datasheet HTML 30Page - Analog Devices AD7730LBRUZ Datasheet HTML 31Page - Analog Devices AD7730LBRUZ Datasheet HTML 32Page - Analog Devices AD7730LBRUZ Datasheet HTML 33Page - Analog Devices AD7730LBRUZ Datasheet HTML 34Page - Analog Devices AD7730LBRUZ Datasheet HTML 35Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 53 page
background image
AD7730/AD7730L
–31–
user must write either 0, 0, 1 or 0, 1, 0 to the MD2, MD1,
MD0 bits of the Mode Register to initiate a conversion. If
RDY is low before (or goes low during) the calibration com-
mand write to the Mode Register, it may take up to one modulator
cycle (MCLK IN/32) before
RDY goes high to indicate that
calibration is in progress. Therefore,
RDY should be ignored for
up to one modulator cycle after the last bit of the calibration
command is written to the Mode Register.
System Zero-Scale Calibration
System calibration allows the AD7730 to compensate for system
gain and offset errors as well as its own internal errors. System
calibration performs the same slope factor calculations as self-
calibration, but uses voltage values presented by the system to
the AIN inputs for the zero- and full-scale points.
A system zero-scale calibration is initiated on the AD7730 by
writing the appropriate values (1, 1, 0) to the MD2, MD1 and
MD0 bits of the Mode Register. In this calibration mode, with a
unipolar input range, the zero-scale point used in determin-
ing the calibration coefficients is the bottom end of the trans-
fer function. The system’s zero-scale point is applied to the
AD7730’s AIN input before the calibration step and this voltage
must remain stable for the duration of the system zero-scale
calibration. The PGA is set for the selected gain (as per the
RN1, RN0 bits in the Mode Register) for this system zero-scale
calibration conversion. The allowable range for the system zero-
scale voltage is discussed in the Span and Offsets Section.
The calibration is performed with either ac or dc excitation,
depending on the status of the AC bit. The duration time of the
calibration depends upon the CHP bit of the Filter Register.
With CHP = 1, the duration is 22
× 1/Output Rate; with
CHP = 0, the duration is 24
× 1/Output Rate. At this time the
MD2, MD1 and MD0 bits in the Mode Register return to
0, 0, 0 (Sync or Idle Mode for the AD7730). The
RDY line
goes high when calibration is initiated and returns low when
calibration is complete. Note that the part has not performed a
conversion at this time; it has simply performed a zero-scale
calibration and updated the Offset Calibration Register for the
selected channel. The user must write either 0, 0, 1 or 0, 1, 0 to
the MD2, MD1, MD0 bits of the Mode Register to initiate a
conversion. If
RDY is low before (or goes low during) the cali-
bration command write to the Mode Register, it may take up to
one modulator cycle (MCLK IN/32) before
RDY goes high to
indicate that calibration is in progress. Therefore,
RDY should
be ignored for up to one modulator cycle after the last bit of the
calibration command is written to the Mode Register.
For bipolar input ranges in the system zero-scale calibrating
mode, the sequence is very similar to that just outlined. In this
case, the zero-scale point is the midpoint of the AD7730’s
transfer function.
The system zero-scale calibration needs to be performed as one
part of a two part full calibration. However, once a full calibra-
tion has been performed, additional system zero-scale calibra-
tions can be performed by themselves to adjust the part’s
zero-scale point only. When performing a two-step full calibra-
tion care should be taken as to the sequence in which the two
steps are performed. If the system zero-scale calibration is one
part of a full system calibration, then it should take place before
a system full-scale calibration. If it takes place in association
with an internal full-scale calibration, then this system zero-scale
calibration should be performed after the full-scale calibration.
System Full-Scale Calibration
A system full-scale calibration is initiated on the AD7730 by
writing the appropriate values (1, 1, 1) to the MD2, MD1 and
MD0 bits of the Mode Register. System full-scale calibration is
performed using the system's positive full-scale voltage. This
full-scale voltage must be set up before the calibration is initi-
ated, and it must remain stable throughout the calibration step.
The system full-scale calibration is performed at the selected
gain (as per the RN1, RN0 bits in the Mode Register).
The calibration is performed with either ac or dc excitation,
depending on the status of the ac bit. The duration time of the
calibration depends upon the CHP bit of the Filter Register.
With CHP = 1, the duration is 22
× 1/Output Rate; with CHP =
0, the duration is 24
× 1/Output Rate. At this time the MD2,
MD1 and MD0 bits in the Mode Register return to 0, 0, 0
(Sync or Idle Mode for the AD7730). The
RDY line goes high
when calibration is initiated, and returns low when calibration is
complete. Note that the part has not performed a conversion at
this time; it has simply performed a full-scale calibration and
updated the Gain Calibration Register for the selected channel.
The user must write either 0, 0, 1 or 0, 1, 0 to the MD2, MD1,
MD0 bits of the Mode Register to initiate a conversion. If
RDY
is low before (or goes low during) the calibration command
write to the Mode Register, it may take up to one modulator
cycle (MCLK IN/32) before
RDY goes high to indicate that
calibration is in progress. Therefore,
RDY should be ignored for
up to one modulator cycle after the last bit of the calibration
command is written to the Mode Register.
The system full-scale calibration needs to be performed as one
part of a two part full calibration. Once a full calibration has
been performed, however, additional system full-scale calibra-
tions can be performed by themselves to adjust the part's gain
calibration point only. When performing a two-step full calibra-
tion care should be taken as to the sequence in which the two
steps are performed. A system full-scale calibration should not
be carried out unless the part contains valid zero-scale coeffi-
cients. Therefore, an internal zero-scale calibration or a system
zero-scale calibration must be performed before the system full-
scale calibration when a full two-step calibration operation is
being performed.
Span and Offset Limits
Whenever a system calibration mode is used, there are limits
on the amount of offset and span which can be accommodated.
The overriding requirement in determining the amount of offset
and gain which can be accommodated by the part is the require-
ment that the positive full-scale calibration limit is
1.05
× FS,
where FS is 10 mV, 20 mV, 40 mV or 80 mV depending on the
RN1, RN0 bits in the Mode Register. This allows the input
range to go 5% above the nominal range. The built-in head-
room in the AD7730’s analog modulator ensures that the part
will still operate correctly with a positive full-scale voltage that is
5% beyond the nominal.
REV. B


Numéro de pièce similaire - AD7730LBRUZ

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7730LBRU AD-AD7730LBRU Datasheet
497Kb / 52P
   Bridge Transducer ADC
REV. A
More results

Description similaire - AD7730LBRUZ

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7730 AD-AD7730 Datasheet
497Kb / 52P
   Bridge Transducer ADC
REV. A
AD7730L AD-AD7730L_15 Datasheet
321Kb / 53P
   Bridge Transducer ADC
REV. B
AD7730 AD-AD7730_15 Datasheet
321Kb / 53P
   Bridge Transducer ADC
REV. B
logo
Texas Instruments
UC3704 TI1-UC3704 Datasheet
283Kb / 6P
[Old version datasheet]   Bridge Transducer Switch
logo
Analog Devices
1B32 AD-1B32_15 Datasheet
548Kb / 8P
   BRIDGE TRANSDUCER SIGNAL CONDITIONER
1B32 AD-1B32 Datasheet
544Kb / 8P
   Bridge Transducer Signal Conditioner
AD22055 AD-AD22055 Datasheet
214Kb / 4P
   Single Supply Bridge Transducer Amplifier
REV. 0
AD22055 AD-AD22055_15 Datasheet
218Kb / 4P
   Single Supply Bridge Transducer Amplifier
REV. 0
AD7191 AD-AD7191_17 Datasheet
330Kb / 21P
   Sigma-Delta ADC for Bridge Sensors
logo
Cirrus Logic
CS5516 CIRRUS-CS5516 Datasheet
923Kb / 41P
   16BIT/20-BIT BRIDGE TRANSDUCER A/D CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com