Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD5440YRU-REEL Fiches technique(PDF) 22 Page - Analog Devices

No de pièce AD5440YRU-REEL
Description  Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Parallel Interface
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD5440YRU-REEL Fiches technique(HTML) 22 Page - Analog Devices

Back Button AD5440YRU-REEL Datasheet HTML 18Page - Analog Devices AD5440YRU-REEL Datasheet HTML 19Page - Analog Devices AD5440YRU-REEL Datasheet HTML 20Page - Analog Devices AD5440YRU-REEL Datasheet HTML 21Page - Analog Devices AD5440YRU-REEL Datasheet HTML 22Page - Analog Devices AD5440YRU-REEL Datasheet HTML 23Page - Analog Devices AD5440YRU-REEL Datasheet HTML 24Page - Analog Devices AD5440YRU-REEL Datasheet HTML 25Page - Analog Devices AD5440YRU-REEL Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 32 page
background image
AD5428/AD5440/AD5447
Data Sheet
Rev. C | Page 22 of 32
PARALLEL INTERFACE
Data is loaded into the AD5428/AD5440/AD5447 in 8-, 10-, or
12-bit parallel word format. Control lines CS and R/W allow
data to be written to or read from the DAC register. A write
event takes place when CS and R/W are brought low, data
available on the data lines fills the shift register, and the rising
edge of CS latches the data and transfers the latched data-word
to the DAC register. The DAC latches are not transparent;
therefore, a write sequence must consist of a falling and rising
edge on CS to ensure that data is loaded into the DAC register
and its analog equivalent is reflected on the DAC output.
A read event takes place when R/W is held high and CS is
brought low. Data is loaded from the DAC register, goes back
into the input register, and is output onto the data line, where it
can be read back to the controller for verification or diagnostic
purposes. The input and DAC registers of these devices are not
transparent; therefore, a falling and rising edge of CS is required
to load each data-word.
MICROPROCESSOR INTERFACING
ADSP-21xx-to-AD5428/AD5440/AD5447 Interface
Figure 44 shows the AD5428/AD5440/AD5447 interfaced to
the ADSP-21xx series of DSPs as a memory-mapped device. A
single wait state may be necessary to interface the AD5428/
AD5440/AD5447 to the ADSP-21xx, depending on the clock
speed of the DSP. The wait state can be programmed via the
data memory wait state control register of the ADSP-21xx (see
the ADSP-21xx family’s user manual for details).
R/W
DB0 TO DB11
AD5428/
AD5440/
AD54471
ADDRESS
DECODER
CS
DATA 0 TO
DATA 23
ADDRESS BUS
ADDR0 TO
ADRR13
ADSP-21xx1
DATA BUS
DMS
WR
1ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 44. ADSP21xx-to-AD5428/AD5440/AD5447 Interface
8xC51-to-AD5428/AD5440/AD5447 Interface
Figure 45 shows the interface between the AD5428/AD5440/
AD5447 and the 8xC51 family of DSPs. To facilitate external
data memory access, the address latch enable (ALE) mode is
enabled. The low byte of the address is latched with this output
pulse during access to the external memory. AD0 to AD7 are
the multiplexed low order addresses and data bus, and they
require strong internal pull-ups when emitting 1s. During
access to external memory, A8 to A15 are the high order
address bytes. Because these ports are open drain, they also
require strong internal pull-ups when emitting 1s.
R/W
DB0 TO DB11
AD5428/
AD5440/
AD54471
ADDRESS
DECODER
CS
AD0 TO AD7
ADDRESS BUS
A8 TO A15
80511
DATA BUS
WR
1ADDITIONAL PINS OMITTED FOR CLARITY.
8-BIT
LATCH
ALE
Figure 45. 8xC51-to-AD5428/AD5440/AD5447 Interface
ADSP-BF5xx-to-AD5428/AD5440/AD5447 Interface
Figure 46 shows a typical interface between the AD5428/
AD5440/AD5447 and the ADSP-BF5xx family of DSPs. The
asynchronous memory write cycle of the processor drives the
digital inputs of the DAC. The AMSx line is actually four
memory select lines. Internal ADDR lines are decoded into
AMS3–0, and then these lines are inserted as chip selects. The
rest of the interface is a standard handshaking operation.
R/W
DB0 TO DB11
AD5428/
AD5440/
AD54471
ADDRESS
DECODER
CS
DATA 0 TO
DATA 23
ADDRESS BUS
ADDR1 TO
ADRR19
ADSP-BF5xx1
DATA BUS
AMSx
AWE
1ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 46. ADSP-BF5xx-to-AD5428/AD5440/AD5447 Interface


Numéro de pièce similaire - AD5440YRU-REEL

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD5440YRU AD-AD5440YRU Datasheet
795Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs
AD5440YRUZ AD-AD5440YRUZ Datasheet
795Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs
AD5440YRUZ-REEL AD-AD5440YRUZ-REEL Datasheet
795Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs
AD5440YRUZ-REEL7 AD-AD5440YRUZ-REEL7 Datasheet
795Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs
More results

Description similaire - AD5440YRU-REEL

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD5447 AD-AD5447_15 Datasheet
904Kb / 33P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Parallel Interface
REV. C
AD5428 AD-AD5428_15 Datasheet
904Kb / 33P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Parallel Interface
REV. C
AD5440 AD-AD5440_15 Datasheet
904Kb / 33P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Parallel Interface
REV. C
AD5424 AD-AD5424_15 Datasheet
1,006Kb / 29P
   8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface
REV. D
AD5433 AD-AD5433_15 Datasheet
1,006Kb / 29P
   8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface
REV. D
AD5445 AD-AD5445_15 Datasheet
1,006Kb / 29P
   8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface
Rev. D
AD5424 AD-AD5424 Datasheet
888Kb / 24P
   8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Parallel Interface
REV. 0
AD5424 AD-AD5424_1 Datasheet
866Kb / 32P
   8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface
REV. B
AD5449YRUZ AD-AD5449YRUZ Datasheet
619Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
REV. C
AD5449 AD-AD5449_15 Datasheet
939Kb / 29P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com