Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD807A-155BRRL7 Fiches technique(PDF) 1 Page - Analog Devices

No de pièce AD807A-155BRRL7
Description  Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD807A-155BRRL7 Fiches technique(HTML) 1 Page - Analog Devices

  AD807A-155BRRL7 Datasheet HTML 1Page - Analog Devices AD807A-155BRRL7 Datasheet HTML 2Page - Analog Devices AD807A-155BRRL7 Datasheet HTML 3Page - Analog Devices AD807A-155BRRL7 Datasheet HTML 4Page - Analog Devices AD807A-155BRRL7 Datasheet HTML 5Page - Analog Devices AD807A-155BRRL7 Datasheet HTML 6Page - Analog Devices AD807A-155BRRL7 Datasheet HTML 7Page - Analog Devices AD807A-155BRRL7 Datasheet HTML 8Page - Analog Devices AD807A-155BRRL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 12 page
background image
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
AD807
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2000
Fiber Optic Receiver with Quantizer and
Clock Recovery and Data Retiming
FEATURES
Meets CCITT G.958 Requirements
for STM-1 Regenerator—Type A
Meets Bellcore TR-NWT-000253 Requirements for OC-3
Output Jitter: 2.0 Degrees RMS
155 Mbps Clock Recovery and Data Retiming
Accepts NRZ Data, No Preamble Required
Phase-Locked Loop Type Clock Recovery—
No Crystal Required
Quantizer Sensitivity: 2 mV
Level Detect Range: 2.0 mV to 30 mV
Single Supply Operation: +5 V or –5.2 V
Low Power: 170 mW
10 KH ECL/PECL Compatible Output
Package: 16-Lead Narrow 150 mil SOIC
reliance on external components such as a crystal or a SAW
filter, to aid frequency acquisition.
The AD807 acquires frequency and phase lock on input data
using two control loops that work without requiring external
control. The frequency acquisition control loop initially acquires
the frequency of the input data, acquiring frequency lock on
random or scrambled data without the need for a preamble. At
frequency lock, the frequency error is zero and the frequency
detector has no further effect. The phase acquisition control
loop then works to ensure that the output phase tracks the input
phase. A patented phase detector has virtually eliminated pattern
jitter throughout the AD807.
The device VCO uses a ring oscillator architecture and patented
low noise design techniques. Jitter is 2.0 degrees rms. This low
jitter results from using a fully differential signal architecture,
Power Supply Rejection Ratio circuitry and a dielectrically
isolated process that provides immunity from extraneous signals
on the IC. The device can withstand hundreds of millivolts of
power supply noise without an effect on jitter performance.
The user sets the jitter peaking and acquisition time of the PLL
by choosing a damping factor capacitor whose value determines
loop damping. CCITT G.958 Type A jitter transfer require-
ments can easily be met with a damping factor of 5 or greater.
Device design guarantees that the clock output frequency will
drift by less than 20% in the absence of input data transitions.
Shorting the damping factor capacitor, CD, brings the clock
output frequency to the VCO center frequency.
The AD807 consumes 170 mW and operates from a single
power supply at either +5 V or –5.2 V.
FUNCTIONAL BLOCK DIAGRAM
COMPENSATING
ZERO
LOOP
FILTER
SIGNAL
LEVEL
DETECTOR
VCO
DET
+
+
FDET
RETIMING
DEVICE
PHASE-LOCKED LOOP
AD807
LEVEL
DETECT
COMPARATOR/
BUFFER
QUANTIZER
PIN
NIN
THRADJ
SDOUT
CLKOUTP
CLKOUTN
DATAOUTP
DATAOUTN
CF1 CF2
PRODUCT DESCRIPTION
The AD807 provides the receiver functions of data quantization,
signal level detect, clock recovery and data retiming for 155 Mbps
NRZ data. The device, together with a PIN diode/preamplifier
combination, can be used for a highly integrated, low cost, low
power SONET OC-3 or SDH STM-1 fiber optic receiver.
The receiver front end signal level detect circuit indicates when
the input signal level has fallen below a user adjustable thresh-
old. The threshold is set with a single external resistor. The
signal level detect circuit 3 dB optical hysteresis prevents chatter
at the signal level detect output.
The PLL has a factory-trimmed VCO center frequency and a
frequency acquisition control loop that combine to guarantee
frequency acquisition without false lock. This eliminates a


Numéro de pièce similaire - AD807A-155BRRL7

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD807A-155BRRL7 AD-AD807A-155BRRL7 Datasheet
226Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. A
More results

Description similaire - AD807A-155BRRL7

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD808 AD-AD808 Datasheet
145Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. 0
AD807 AD-AD807_15 Datasheet
472Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. B
AD807 AD-AD807 Datasheet
226Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. A
AD808 AD-AD808_15 Datasheet
153Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. 0
logo
Agere Systems
1345 AGERE-1345 Datasheet
98Kb / 12P
   1345-Type Receiver with Clock Recovery and Data Retiming
logo
Micro Linear Corporatio...
ML4622 MICRO-LINEAR-ML4622 Datasheet
170Kb / 8P
   Fiber Optic Data Quantizer
logo
Analog Devices
AD800 AD-AD800_15 Datasheet
141Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD802 AD-AD802_15 Datasheet
141Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD800 AD-AD800 Datasheet
253Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
logo
Infineon Technologies A...
FOA3251B1 INFINEON-FOA3251B1 Datasheet
600Kb / 25P
   High Speed Clock and Data Recovery for Fiber Optic Applications
V1.0, Aug. 1999
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com