Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CAT24C256WI-G Fiches technique(PDF) 6 Page - ON Semiconductor

No de pièce CAT24C256WI-G
Description  256 kb I2C CMOS Serial EEPROM
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ONSEMI [ON Semiconductor]
Site Internet  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CAT24C256WI-G Fiches technique(HTML) 6 Page - ON Semiconductor

Back Button CAT24C256WI-G Datasheet HTML 2Page - ON Semiconductor CAT24C256WI-G Datasheet HTML 3Page - ON Semiconductor CAT24C256WI-G Datasheet HTML 4Page - ON Semiconductor CAT24C256WI-G Datasheet HTML 5Page - ON Semiconductor CAT24C256WI-G Datasheet HTML 6Page - ON Semiconductor CAT24C256WI-G Datasheet HTML 7Page - ON Semiconductor CAT24C256WI-G Datasheet HTML 8Page - ON Semiconductor CAT24C256WI-G Datasheet HTML 9Page - ON Semiconductor CAT24C256WI-G Datasheet HTML 10Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
CAT24C256
http://onsemi.com
6
Power-On Reset (POR)
The CAT24C256 Die Rev. C incorporates Power−On
Reset (POR) circuitry which protects the internal logic
against powering up in the wrong state.
The device will power up into Standby mode after VCC
exceeds the POR trigger level and will power down into
Reset mode when VCC drops below the POR trigger level.
This bi−directional POR behavior protects the device
against brown−out failure, following a temporary loss of
power.
Pin Description
SCL: The Serial Clock input pin accepts the Serial Clock
signal generated by the Master.
SDA: The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this pin
is open drain. Data is acquired on the positive edge, and is
delivered on the negative edge of SCL.
A0, A1 and A2: The Address pins accept the device address.
These pins have on−chip pull−down resistors.
WP: The Write Protect input pin inhibits all write
operations, when pulled HIGH. This pin has an on−chip
pull−down resistor.
Functional Description
The CAT24C256 supports the Inter−Integrated Circuit
(I2C) Bus data transmission protocol, which defines a device
that sends data to the bus as a transmitter and a device
receiving data as a receiver. Data flow is controlled by a
Master device, which generates the serial clock and all
START and STOP conditions. The CAT24C256 acts as a
Slave device. Master and Slave alternate as either
transmitter or receiver. Up to 8 devices may be connected to
the bus as determined by the device address inputs A0, A1,
and A2.
I2C Bus Protocol
The I2C bus consists of two ‘wires’, SCL and SDA. The
two wires are connected to the VCC supply via pull−up
resistors. Master and Slave devices connect to the 2−wire
bus via their respective SCL and SDA pins. The transmitting
device pulls down the SDA line to ‘transmit’ a ‘0’ and
releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while SCL
is HIGH will be interpreted as a START or STOP condition
(Figure 2).
START
The START condition precedes all commands. It consists
of a HIGH to LOW transition on SDA while SCL is HIGH.
The START acts as a ‘wake−up’ call to all receivers. Absent
a START, a Slave will not respond to commands.
STOP
The STOP condition completes all commands. It consists
of a LOW to HIGH transition on SDA while SCL is HIGH.
The STOP starts the internal Write cycle (when following a
Write command) or sends the Slave into standby mode
(when following a Read command).
Device Addressing
The Master initiates data transfer by creating a START
condition on the bus. The Master then broadcasts an 8−bit
serial Slave address. The first 4 bits of the Slave address are
set to 1010, for normal Read/Write operations (Figure 3).
The next 3 bits, A2, A1 and A0, select one of 8 possible Slave
devices. The last bit, R/W, specifies whether a Read (1) or
Write (0) operation is to be performed.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA line
during the 9th clock cycle (Figure 4). The Slave will also
acknowledge the byte address and every data byte presented
in Write mode. In Read mode the Slave shifts out a data byte,
and then releases the SDA line during the 9th clock cycle. If
the Master acknowledges the data, then the Slave continues
transmitting. The Master terminates the session by not
acknowledging the last data byte (NoACK) and by sending
a STOP to the Slave. Bus timing is illustrated in Figure 5.


Numéro de pièce similaire - CAT24C256WI-G

FabricantNo de pièceFiches techniqueDescription
logo
ON Semiconductor
CAT24C256WI-GT2 ONSEMI-CAT24C256WI-GT2 Datasheet
187Kb / 14P
   256 kb I2C CMOS Serial EEPROM
November, 2009 ??Rev. 9
logo
Catalyst Semiconductor
CAT24C256WI-GT3 CATALYST-CAT24C256WI-GT3 Datasheet
547Kb / 14P
   256-Kb I2C CMOS Serial EEPROM
logo
ON Semiconductor
CAT24C256WI-GT3 ONSEMI-CAT24C256WI-GT3 Datasheet
187Kb / 14P
   256 kb I2C CMOS Serial EEPROM
November, 2009 ??Rev. 9
CAT24C256WI-GT3 ONSEMI-CAT24C256WI-GT3 Datasheet
193Kb / 18P
   256 kb I2C CMOS Serial EEPROM
October, 2012 ??Rev. 13
CAT24C256WI-GT3 ONSEMI-CAT24C256WI-GT3 Datasheet
193Kb / 18P
   256 kb I2C CMOS Serial EEPROM
October, 2012 ??Rev. 13
More results

Description similaire - CAT24C256WI-G

FabricantNo de pièceFiches techniqueDescription
logo
ON Semiconductor
CAT24C256XI ONSEMI-CAT24C256XI Datasheet
205Kb / 18P
   256 kb I2C CMOS Serial EEPROM
January, 2014 ??Rev. 14
CAV24C256WE-GT3 ONSEMI-CAV24C256WE-GT3 Datasheet
157Kb / 11P
   256-Kb I2C CMOS Serial EEPROM
November, 2012 ??Rev. 0
CAT24C256LI ONSEMI-CAT24C256LI Datasheet
193Kb / 18P
   256 kb I2C CMOS Serial EEPROM
October, 2012 ??Rev. 13
CAT24C256YI-G ONSEMI-CAT24C256YI-G Datasheet
205Kb / 18P
   256 kb I2C CMOS Serial EEPROM
January, 2014 ??Rev. 14
CAT24C256HU4IGT3 ONSEMI-CAT24C256HU4IGT3 Datasheet
193Kb / 18P
   256 kb I2C CMOS Serial EEPROM
October, 2012 ??Rev. 13
CAT24C256 ONSEMI-CAT24C256 Datasheet
187Kb / 14P
   256 kb I2C CMOS Serial EEPROM
November, 2009 ??Rev. 9
logo
Catalyst Semiconductor
CAT24C256 CATALYST-CAT24C256 Datasheet
547Kb / 14P
   256-Kb I2C CMOS Serial EEPROM
logo
ON Semiconductor
CAV24C256 ONSEMI-CAV24C256_18 Datasheet
265Kb / 14P
   EEPROM Serial 256-Kb I2C
May, 2018 ??Rev. 1
CAT24C256 ONSEMI-CAT24C256_18 Datasheet
375Kb / 20P
   EEPROM Serial 256-Kb I2C
May, 2018 ??Rev. 15
CAV24C256 ONSEMI-CAV24C256 Datasheet
157Kb / 11P
   256-Kb CMOS Serial EEPROM
November, 2012 ??Rev. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com