Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

74F402PC Fiches technique(PDF) 2 Page - Fairchild Semiconductor

No de pièce 74F402PC
Description  Serial Data Polynomial Generator/Checker
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FAIRCHILD [Fairchild Semiconductor]
Site Internet  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74F402PC Fiches technique(HTML) 2 Page - Fairchild Semiconductor

  74F402PC Datasheet HTML 1Page - Fairchild Semiconductor 74F402PC Datasheet HTML 2Page - Fairchild Semiconductor 74F402PC Datasheet HTML 3Page - Fairchild Semiconductor 74F402PC Datasheet HTML 4Page - Fairchild Semiconductor 74F402PC Datasheet HTML 5Page - Fairchild Semiconductor 74F402PC Datasheet HTML 6Page - Fairchild Semiconductor 74F402PC Datasheet HTML 7Page - Fairchild Semiconductor 74F402PC Datasheet HTML 8Page - Fairchild Semiconductor 74F402PC Datasheet HTML 9Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 9 page
background image
www.fairchildsemi.com
2
Unit Loading/Fan Out
Note 1: Open Collector
Functional Description
The 74F402 Serial Data Polynomial Generator/Checker is
an expandable 16-bit programmable device which oper-
ates on serial data streams and provides a means of
detecting transmission errors. Cyclic encoding and decod-
ing schemes for error detection are based on polynomial
manipulation in modulo arithmetic. For encoding, the data
stream (message polynomial) is divided by a selected poly-
nomial. This division results in a remainder (or residue)
which is appended to the message as check bits. For error
checking, the bit stream containing both data and check
bits is divided by the same selected polynomial. If there are
no detectable errors, this division results in a zero remain-
der. Although it is possible to choose many generating
polynomials of a given degree, standards exist that specify
a small number of useful polynomials. The 74F402 imple-
ments the polynomials listed in Table 1 by applying the
appropriate logic levels to the select pins S0, S1, S2 and S3.
The 74F402 consists of a 16-bit register, a Read Only
Memory (ROM) and associated control circuitry as shown
in the Block Diagram. The polynomial control code pre-
sented at inputs S0, S1, S2 and S3 is decoded by the ROM,
selecting the desired polynomial or part of a polynomial by
establishing shift mode operation on the register with
Exclusive OR (XOR) gates at appropriate inputs. To gener-
ate the check bits, the data stream is entered via the Data
Inputs (D), using the LOW-to-HIGH transition of the Clock
Input (CP). This data is gated with the most significant
Register Output (RO) via the Register Feedback Input
(RFB), and controls the XOR gates. The Check Word Gen-
erate (CWG) must be held HIGH while the data is being
entered. After the last data bit is entered, the CWG is
brought LOW and the check bits are shifted out of the reg-
ister(s) and appended to the data bits (no external gating is
needed).
To check an incoming message for errors, both the data
and check bits are entered through the D Input with the
CWG Input held HIGH. The Error Output becomes valid
after the last check bit has been entered into the ’F402 by a
LOW-to-HIGH transition of CP, with the exception of the
Ethernet polynomial (see Applications paragraph). If no
detectable errors have occurred during the data transmis-
sion, the resultant internal register bits are all LOW and the
Error Output (ER) is HIGH. If a detectable error has
occurred, ER is LOW. ER remains valid until the next LOW-
to-HIGH transition of CP or until the device has been pre-
set or reset.
A HIGH on the Master Reset Input (MR) asynchronously
clears the entire register. A LOW on the Preset Input (P)
asynchronously sets the entire register with the exception
of:
1. The Ethernet residue selection, in which the registers
containing the non-zero residue are cleared;
2. The 56th order polynomial, in which the 8 least signifi-
cant register bits of the least significant device are
cleared; and,
3. Register S
= 0, in which all bits are cleared.
Pin Names
Description
U.L.
Input IIH/IIL
HIGH/LOW
Output IOH/IOL
S0–S3
Polynomial Select Inputs
1.0/0.67
20
µA/−0.4 mA
CWG
Check Word Generate Input
1.0/0.67
20
µA/−0.4 mA
D/CW
Serial Data/Check Word
285(100)/13.3(6.7)
−5.7 mA(−2 mA)/8 mA (4 mA)
D
Data Input
1.0/0.67
20
µA/−0.4 mA
ER
Error Output
(Note 1) /26.7(13.3)
(Note 1) /16 mA (8 mA)
RO
Register Output
285(100)/13.3(6.7)
−5.7 mA(−2 mA)/8 mA (4 mA)
CP
Clock Pulse
1.0/0.67
20
µA/−0.4 mA
SEI
Serial Expansion Input
1.0/0.67
20
µA/−0.4 mA
RFB
Register Feedback
1.0/0.67
20
µA/−0.4 mA
MR
Master Reset
1.0/0.67
20
µA/−0.4 mA
P
Preset
1.0/0.67
20
µA/−0.4 mA


Numéro de pièce similaire - 74F402PC

FabricantNo de pièceFiches techniqueDescription
logo
National Semiconductor ...
74F402PC NSC-74F402PC Datasheet
177Kb / 12P
   Serial Data Polynomial Generator/Checker
More results

Description similaire - 74F402PC

FabricantNo de pièceFiches techniqueDescription
logo
National Semiconductor ...
54F402DM NSC-54F402DM Datasheet
177Kb / 12P
   Serial Data Polynomial Generator/Checker
logo
Motorola, Inc
MC8503 MOTOROLA-MC8503 Datasheet
767Kb / 10P
   UNIVERSAL POLYNOMIAL GENERATOR (UPG)
logo
Fairchild Semiconductor
74F401 FAIRCHILD-74F401 Datasheet
60Kb / 7P
   CRC Generator/Checker
logo
Micrel Semiconductor
SY100S360 MICREL-SY100S360_07 Datasheet
82Kb / 4P
   DUAL PARITY CHECKER/ GENERATOR
SY100S360 MICREL-SY100S360 Datasheet
99Kb / 5P
   DUAL PARITY CHECKER/ GENERATOR
SY100S360 MICREL-SY100S360_06 Datasheet
89Kb / 6P
   DUAL PARITY CHECKER/GENERATOR
SY10E160 MICREL-SY10E160 Datasheet
60Kb / 4P
   12-BIT PARITY GENERATOR/CHECKER
logo
ON Semiconductor
MC10H160 ONSEMI-MC10H160 Datasheet
111Kb / 4P
   12-Bit Parity Generator-Checker
May, 2000 ??Rev. 7
logo
Toshiba Semiconductor
TC74AC280P TOSHIBA-TC74AC280P Datasheet
265Kb / 7P
   9 - BIT PARITY GENERATOR CHECKER
logo
Motorola, Inc
MC10160 MOTOROLA-MC10160 Datasheet
84Kb / 4P
   12-Bit parity Generator-Checker
More results


Html Pages

1 2 3 4 5 6 7 8 9


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com