Moteur de recherche de fiches techniques de composants électroniques |
|
MMSF2P02E Fiches technique(PDF) 4 Page - Motorola, Inc |
|
MMSF2P02E Fiches technique(HTML) 4 Page - Motorola, Inc |
4 / 8 page MMSF2P02E 4 Motorola TMOS Power MOSFET Transistor Device Data POWER MOSFET SWITCHING Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( ∆t) are deter- mined by how fast the FET input capacitance can be charged by current from the generator. The published capacitance data is difficult to use for calculat- ing rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current (IG(AV)) can be made from a rudimentary analysis of the drive circuit so that t = Q/IG(AV) During the rise and fall time interval when switching a resis- tive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following: tr = Q2 x RG/(VGG – VGSP) tf = Q2 x RG/VGSP where VGG = the gate drive voltage, which varies from zero to VGG RG = the gate drive resistance and Q2 and VGSP are read from the gate charge curve. During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate val- ues from the capacitance curves in a standard equation for voltage change in an RC network. The equations are: td(on) = RG Ciss In [VGG/(VGG – VGSP)] td(off) = RG Ciss In (VGG/VGSP) The capacitance (Ciss) is read from the capacitance curve at a voltage corresponding to the off–state condition when cal- culating td(on) and is read at a voltage corresponding to the on–state when calculating td(off). At high switching speeds, parasitic circuit elements com- plicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a func- tion of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to mea- sure and, consequently, is not specified. GATE–TO–SOURCE OR DRAIN–TO–SOURCE VOLTAGE (VOLTS) Figure 7. Capacitance Variation Qg, TOTAL GATE CHARGE (nC) Figure 8. Gate–to–Source and Drain–to–Source Voltage versus Total Charge RG, GATE RESISTANCE (OHMS) 100 Figure 9. Resistive Switching Time Variation versus Gate Resistance 1 100 10 10 VSD, SOURCE–TO–DRAIN VOLTAGE (VOLTS) 0.4 0.8 1.2 2 Figure 10. Diode Forward Voltage versus Current 1.6 0.6 0.8 1.2 1.4 1.6 1 0 TJ = 25°C VGS = 0 V 0 2 4 6 8 ID = 2 A TJ = 25°C VGS 6 3 0 12 9 16 12 8 4 0 VDS QT Q1 Q2 Q3 10 12 10 0 10 15 25 VGS VDS TJ = 25°C VDS = 0 V VGS = 0 V 1000 800 600 400 200 0 20 Ciss Coss Crss 5 5 Ciss Crss 30 VDD = 10 V ID = 2 A VGS = 10 V TJ = 25°C tf td(off) td(on) tr |
Numéro de pièce similaire - MMSF2P02E |
|
Description similaire - MMSF2P02E |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |