Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7876 Fiches technique(PDF) 4 Page - Analog Devices

No de pièce AD7876
Description  LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7876 Fiches technique(HTML) 4 Page - Analog Devices

  AD7876 Datasheet HTML 1Page - Analog Devices AD7876 Datasheet HTML 2Page - Analog Devices AD7876 Datasheet HTML 3Page - Analog Devices AD7876 Datasheet HTML 4Page - Analog Devices AD7876 Datasheet HTML 5Page - Analog Devices AD7876 Datasheet HTML 6Page - Analog Devices AD7876 Datasheet HTML 7Page - Analog Devices AD7876 Datasheet HTML 8Page - Analog Devices AD7876 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
REV. B
AD7870/AD7875/AD7876
–4–
TIMING CHARACTERISTICS1, 2
Limit at TMIN, TMAX
Limit at TMIN, TMAX
Parameter
(J, K, L, A, B, C Versions)
(S, T Versions)
Units
Conditions/Comments
t1
50
50
ns min
CONVST Pulse Width
t2
0
0
ns min
CS to RD Setup Time (Mode 1)
t3
60
75
ns min
RD Pulse Width
t4
0
0
ns min
CS to RD Hold Time (Mode 1)
t5
70
70
ns max
RD to INT Delay
t6
3
57
70
ns max
Data Access Time after
RD
t7
4
5
5
ns min
Bus Relinquish Time after
RD
50
50
ns max
t8
0
0
ns min
HBEN to
RD Setup Time
t9
0
0
ns min
HBEN to
RD Hold Time
t10
100
100
ns min
SSTRB to SCLK Falling Edge Setup Time
t11
5
370
370
ns min
SCLK Cycle Time
t12
6
135
150
ns max
SCLK to Valid Data Delay. CL = 35 pF
t13
20
20
ns min
SCLK Rising Edge to
SSTRB
100
100
ns max
t14
10
10
ns min
Bus Relinquish Time after SCLK
100
100
ns max
t15
60
60
ns min
CS to RD Setup Time (Mode 2)
t16
120
120
ns max
CS to BUSY Propagation Delay
t17
200
200
ns min
Data Setup Time Prior to
BUSY
t18
0
0
ns min
CS to RD Hold Time (Mode 2)
t19
0
0
ns min
HBEN to
CS Setup Time
t20
0
0
ns min
HBEN to
CS Hold Time
NOTES
1Timing specifications in bold print are 100% production tested. All other times are sample tested at +25
°C to ensure compliance. All input signals are
specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2Serial timing is measured with a 4.7 k
Ω pull-up resistor on SDATA and SSTRB and a 2 kΩ pull-up on SCLK. The capacitance on all three outputs is 35 pF.
3t
6 is measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
4t
7 is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.
5SCLK mark/space ratio (measured from a voltage level of 1.6 V) is 40/60 to 60/40.
6SDATA will drive higher capacitive loads but this will add to t
12 since it increases the external RC time constant (4.7 k Ω CL) and hence the time to reach 2.4 V.
Specifications subject to chance without notice.
(VDD = +5 V
5%, VSS = –5 V
5%, AGND = DGND = 0 V. See Figures 9, 10, 11 and 12.)
ABSOLUTE MAXIMUM RATINGS*
VDD to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
VSS to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –7 V
AGND to DGND . . . . . . . . . . . . . . . . . –0.3 V to VDD +0.3 V
VIN to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –15 V to +15 V
REF OUT to AGND . . . . . . . . . . . . . . . . . . . . . . . . 0 V to VDD
Digital Inputs to DGND . . . . . . . . . . . . –0.3 V to VDD +0.3 V
Digital Outputs to DGND . . . . . . . . . . . –0.3 V to VDD +0.3 V
Operating Temperature Range
Commercial (J, K, L Versions – AD7870) . . . 0
°C to +70°C
Commercial (K, L Versions – AD7875) . . . . . 0
°C to +70°C
Industrial (A, B, C Versions – AD7870) . . . . –25
°C to +85°C
Industrial (B, C Versions – AD7875/AD7876)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40
°C to +85°C
Extended (S, T Versions) . . . . . . . . . . . . . . –55
°C to +125°C
Storage Temperature Range . . . . . . . . . . . . . –65
°C to +150°C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . . +300
°C
Power Dissipation (Any Package) to +75
°C . . . . . . . . .450 mW
Derates above +75
°C by . . . . . . . . . . . . . . . . . . . . . 10 mW/°C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only; functional
operation of the device at these or any other conditions above those listed in
the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect
device reliability.
a. High-Z to VOH
b. High-Z to VOL
Figure 1. Load Circuits for Access Time
a. VOH to High-Z
b. VOL to High-Z
Figure 2. Load Circuits for Output Float Delay
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD7870/AD7875/AD7876 feature proprietary ESD protection circuitry, permanent damage
may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE


Numéro de pièce similaire - AD7876

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7876 AD-AD7876 Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7876BN AD-AD7876BN Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7876BNZ1 AD-AD7876BNZ1 Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7876BQ AD-AD7876BQ Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7876BR AD-AD7876BR Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
More results

Description similaire - AD7876

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7875KNZ AD-AD7875KNZ Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870A AD-AD7870A Datasheet
250Kb / 12P
   LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7876 AD-AD7876_15 Datasheet
621Kb / 28P
   LC MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870 AD-AD7870_15 Datasheet
621Kb / 28P
   LC MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7875 AD-AD7875_15 Datasheet
621Kb / 28P
   LC MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7872KRZ-REEL AD-AD7872KRZ-REEL Datasheet
324Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7871 AD-AD7871 Datasheet
344Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7872JRZ AD-AD7872JRZ Datasheet
267Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7878 AD-AD7878 Datasheet
417Kb / 16P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
REV. A
AD7878 AD-AD7878_17 Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com