Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7853ARS Fiches technique(PDF) 4 Page - Analog Devices

No de pièce AD7853ARS
Description  3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7853ARS Fiches technique(HTML) 4 Page - Analog Devices

  AD7853ARS Datasheet HTML 1Page - Analog Devices AD7853ARS Datasheet HTML 2Page - Analog Devices AD7853ARS Datasheet HTML 3Page - Analog Devices AD7853ARS Datasheet HTML 4Page - Analog Devices AD7853ARS Datasheet HTML 5Page - Analog Devices AD7853ARS Datasheet HTML 6Page - Analog Devices AD7853ARS Datasheet HTML 7Page - Analog Devices AD7853ARS Datasheet HTML 8Page - Analog Devices AD7853ARS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 34 page
background image
REV. B
–4–
AD7853/AD7853L
TIMING SPECIFICATIONS
1
Limit at TMIN, TMAX
(A, B Versions)
Parameter
5 V
3 V
Units
Description
fCLKIN
2
500
500
kHz min
Master Clock Frequency
4
4
MHz max
1.8
1.8
MHz max
L Version, 0
°C to +70°C, B Grade Only
1
1
MHz max
L Version, –40
°C to +85°C
fSCLK
3
4
4
MHz max
Interface Modes 1, 2, 3 (External Serial Clock)
fCLKIN
fCLKIN
MHz max
Interface Modes 4, 5 (Internal Serial Clock)
t1
4
100
100
ns min
CONVST Pulsewidth
t2
50
90
ns max
CONVST
↓ to BUSY↑ Propagation Delay
tCONVERT
4.6
4.6
µs max
Conversion Time = 18 tCLKIN
10 (18)
10 (18)
µs max
L Version 1.8 (1) MHz CLKIN. Conversion Time = 18 tCLKIN
t3
–0.4 tSCLK
–0.4 tSCLK
ns min
SYNC
↓ to SCLK↓ Setup Time (Noncontinuous SCLK Input)
0.4 tSCLK
0.4 tSCLK
ns min/max
SYNC
↓ to SCLK↓ Setup Time (Continuous SCLK Input)
t4
0.6 tSCLK
0.6 tSCLK
ns min
SYNC
↓ to SCLK↓ Setup Time. Interface Mode 4 Only
t5
5
50
90
ns max
Delay from
SYNC
↓ until DOUT 3-State Disabled
t5A
5
50
90
ns max
Delay from
SYNC
↓ until DIN 3-State Disabled
t6
5
75
115
ns max
Data Access Time After SCLK
t7
40
60
ns min
Data Setup Time Prior to SCLK
t8
20
30
ns min
Data Valid to SCLK Hold Time
t9
6
0.4 tSCLK
0.4 tSCLK
ns min
SCLK High Pulsewidth (Interface Modes 4 and 5)
t10
6
0.4 tSCLK
0.4 tSCLK
ns min
SCLK Low Pulsewidth (Interface Modes 4 and 5)
t11
30
50
ns min
SCLK
↑ to SYNC↑ Hold Time (Noncontinuous SCLK)
30/0.4 tSCLK
50/0.4 tSCLK ns min/max
(Continuous SCLK) Does Not Apply to Interface Mode 3
t11A
50
50
ns max
SCLK
↑ to SYNC↑ Hold Time
t12
7
50
50
ns max
Delay from
SYNC
↑ until DOUT 3-State Enabled
t13
90
130
ns max
Delay from SCLK
↑ to DIN Being Configured as Output
t14
8
50
90
ns max
Delay from SCLK
↑ to DIN Being Configured as Input
t15
2.5 tCLKIN
2.5 tCLKIN
ns max
CAL
↑ to BUSY↑ Delay
t16
2.5 tCLKIN
2.5 tCLKIN
ns max
CONVST
↓ to BUSY↑ Delay in Calibration Sequence
tCAL
9
31.25
31.25
ms typ
Full Self-Calibration Time, Master Clock Dependent
(125013 tCLKIN)
tCAL1
9
27.78
27.78
ms typ
Internal DAC Plus System Full-Scale Cal Time, Master Clock
Dependent (111114 tCLKIN)
tCAL2
9
3.47
3.47
ms typ
System Offset Calibration Time, Master Clock Dependent
(13899 tCLKIN)
NOTES
Descriptions that refer to SCLK
↑ (rising) or SCLK↓ (falling) edges here are with the POLARITY pin HIGH. For the POLARITY pin LOW then the opposite edge of
SCLK will apply.
1Sample tested at +25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD) and timed from a voltage level of 1.6 V. See
Table X and timing diagrams for different interface modes and calibration.
2Mark/Space ratio for the master clock input is 40/60 to 60/40.
3For Interface Modes 1, 2, 3 the SCLK max frequency will be 4 MHz. For Interface Modes 4 and 5 the SCLK will be an output and the frequency will be f
CLKIN.
4The
CONVST pulsewidth will apply here only for normal operation. When the part is in power-down mode, a different CONVST pulsewidth will apply (see Power-
Down section).
5Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V.
6For self-clocking mode (Interface Modes 4, 5) the nominal SCLK high and low times will be 0.5 t
SCLK = 0.5 tCLKIN.
7t
12 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time, t 12, quoted in the timing characteristics is the true bus relin-
quish time of the part and is independent of the bus loading.
8t
14 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time quoted in the timing characteristics is the true delay of the part
in turning off the output drivers and configuring the DIN line as an input. Once this time has elapsed the user can drive the DIN line knowing that a bus conflict will
not occur.
9The typical time specified for the calibration times is for a master clock of 4 MHz. For the L version the calibration times will be longer than those quoted here due to
the 1.8/1 MHz master clock.
Specifications subject to change without notice.
(AVDD = DVDD = +3.0 V to +5.5 V; fCLKIN = 4 MHz for AD7853 and 1.8/1 MHz for AD7853L; TA = TMIN to
TMAX, unless otherwise noted)


Numéro de pièce similaire - AD7853ARS

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7853L AD-AD7853L_15 Datasheet
353Kb / 34P
   3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
REV. B
AD7853 AD-AD7853_15 Datasheet
353Kb / 34P
   3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
REV. B
More results

Description similaire - AD7853ARS

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7854ARZ AD-AD7854ARZ Datasheet
264Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
REV. B
AD7854 AD-AD7854 Datasheet
264Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
REV. B
AD7853 AD-AD7853_15 Datasheet
353Kb / 34P
   3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
REV. B
AD7853L AD-AD7853L_15 Datasheet
353Kb / 34P
   3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
REV. B
AD7854L AD-AD7854L_15 Datasheet
264Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
REV. B
AD7854 AD-AD7854_15 Datasheet
264Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
REV. B
AD7859 AD-AD7859 Datasheet
535Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
REV. A
AD7859ASZ AD-AD7859ASZ Datasheet
405Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
REV. A
AD7859 AD-AD7859_15 Datasheet
405Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
REV. A
AD7859APZ AD-AD7859APZ Datasheet
405Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com