Moteur de recherche de fiches techniques de composants électroniques |
|
AD7008 Fiches technique(PDF) 7 Page - Analog Devices |
|
AD7008 Fiches technique(HTML) 7 Page - Analog Devices |
7 / 16 page AD7008 REV. B –7– Table II. Source and Destination Register TC3 TC2 TC1 TC0 LOAD Source Register Destination Register X X X X 0 N/A N/A 0 0 X X 1 Parallel COMMAND* 1 0 0 0 1 Parallel FREQ0 1 0 0 1 1 Parallel FREQ1 1 0 1 0 1 Parallel PHASE 1 0 1 1 1 Parallel IQMOD 1 1 0 0 1 Serial FREQ0 1 1 0 1 1 Serial FREQ1 1 1 1 0 1 Serial PHASE 1 1 1 1 1 Serial IQMOD *The Command Register can only be loaded from the parallel assembly registers. Table III. AD7008 Control Registers Register Size Reset State Description COMMAND REG* 4 Bits CR3–CR0 All Zeros Command Register. This is written to using the parallel assembly register. FREQ0 REG 32 Bits DB31–DB0 All Zeros Frequency Register 0. This defines the output frequency, when FSELECT = 0, as a fraction of the CLOCK frequency. FREQ1 REG 32 Bits DB31–DB0 All Zeros Frequency Register 1. This defines the output frequency, when FSELECT = 1, as a fraction of the CLOCK frequency. PHASE REG 12 Bits DB11–DB0 All Zeros Phase Offset Register. The contents of this register is added to the output of the phase accumulator. IQMOD REG 20 Bits DB19–DB0 All Zeros I and Q Amplitude Modulation Register. This defines the amplitude of the I and Q signals as 10-bit twos complement binary fractions. DB[19:10] is multiplied by the Quadrature (sine component and multiplied by the In-Phase (cosine) component. *On power up, the Command Register should be configured by the user for the desired mode before operation. Table IV. Command Register Bits* CR0 = 0 Eight-Bit Databus. Pins D15–D8 are ignored and the parallel assembly register shifts eight places left on each write. Hence four successive writes are required to load the 32-bit parallel assembly register, Figure 6. = 1 Sixteen-Bit Databus. The parallel assembly register shifts 16 places left on each write. Hence two successive writes are required to load the 32-bit parallel assembly register, Figure 5. CR1 = 0 Normal Operation. = 1 Low Power Sleep Mode. Internal Clocks and the DAC current sources are turned off. CR2 = 0 Amplitude Modulation Bypass. The output of the sine LUT is directly sent to the DAC. = 1 Amplitude Modulation Enable. IQ modulation is enabled allowing AM or QAM to be performed. CR3 = 0 Synchronizer Logic Enabled. The FSELECT, LOAD and TC3–TC0 signals are passed through a 4-stage pipeline to synchronize them with the CLOCK, avoiding metastability problems. = 1 Synchronizer Logic Disabled. The FSELECT, LOAD and TC3–TC0 signals bypass the synchronization logic. This allows for faster response to the control signals. *The Command Register can only be loaded from the parallel assembly register. Table I. Latency Table Latency Function (Synchronizer Enabled CR3 = 0 1) FSelect 14t1 Phase 13t1 IQ Mod 11t1 NOTE 1All latencies are reduced by 4t 1 when CR3 = 1 (synchronizer disabled). 1t 1 is equal to one pipeline delay. |
Numéro de pièce similaire - AD7008 |
|
Description similaire - AD7008 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |