Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD6640 Fiches technique(PDF) 11 Page - Analog Devices

No de pièce AD6640
Description  12-Bit, 65 MSPS IF Sampling A/D Converter
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD6640 Fiches technique(HTML) 11 Page - Analog Devices

Back Button AD6640 Datasheet HTML 7Page - Analog Devices AD6640 Datasheet HTML 8Page - Analog Devices AD6640 Datasheet HTML 9Page - Analog Devices AD6640 Datasheet HTML 10Page - Analog Devices AD6640 Datasheet HTML 11Page - Analog Devices AD6640 Datasheet HTML 12Page - Analog Devices AD6640 Datasheet HTML 13Page - Analog Devices AD6640 Datasheet HTML 14Page - Analog Devices AD6640 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
AD6640
REV. 0
–11–
THEORY OF OPERATION
The AD6640 analog-to-digital converter (ADC) employs a two-
stage subrange architecture. This design approach ensures
12-bit accuracy, without the need for laser trim, at low power.
As shown in the functional block diagram, the AD6640 has
complementary analog input pins, AIN and
AIN. Each analog
input is centered at 2.4 volts and should swing
± 0.5 volts
around this reference (ref. Figure 2). Since AIN and
AIN are
180 degrees out of phase, the differential analog input signal is
2 volts peak-to-peak.
Both analog inputs are buffered prior to the first track-and-hold,
TH1. The high state of the ENCODE pulse places TH1 in
hold mode. The held value of TH1 is applied to the input of a
6-bit coarse ADC. The digital output of the coarse ADC drives
a 6-bit DAC; the DAC is 12 bits accurate. The output of the 6-
bit DAC is subtracted from the delayed analog signal at the
input of TH3 to generate a residue signal. TH2 is used as an
analog pipeline to null out the digital delay of the coarse ADC.
The 6-bit coarse ADC word and 7-bit residue word are added
together and corrected in the digital error correction logic to
generate the output word. The result is a 12-bit parallel digital
CMOS-compatible word, coded as twos complement.
APPLYING THE AD6640
Encoding the AD6640
Best performance is obtained by driving the encode pins dif-
ferentially. However, the AD6640 is also designed to interface
with TTL and CMOS logic families. The source used to drive
the ENCODE pin(s) must be clean and free from jitter. Sources
with excessive jitter will limit SNR (reference Equation 1 under
“Noise Floor and SNR”).
0.01 F
TTL OR CMOS
SOURCE
ENCODE
ENCODE
AD6640
Figure 25. Single-Ended TTL /CMOS Encode
The AD6640 encode inputs are connected to a differential input
stage (see Figure 3 under EQUIVALENT CIRCUITS). With
no input signal connected to either ENCODE pin, the voltage
dividers bias the inputs to 1.6 volts. For TTL or CMOS usage,
the encode source should be connected to ENCODE, Pin 3.
ENCODE should be decoupled using a low inductance or mi-
crowave chip capacitor to ground.
If a logic threshold other than the nominal 1.6 V is required, the
following equations show how to use an external resistor, Rx, to
raise or lower the trip point (see Figure 3; R1 = 17 k
Ω, R2 = 8 kΩ).
V l =
5R2Rx
R1R2
+ R1Rx + R2Rx
to lower logic threshold.
0.01 F
ENCODE
SOURCE
ENCODE
ENCODE
AD6640
RX
Vl
+5V
R1
R2
Figure 26. Lower Logic Threshold for Encode
V l =
5R2
R2
+
R1RX
R1
+ R
X
to raise logic threshold.
0.01 F
ENCODE
SOURCE
ENCODE
ENCODE
AD6640
RX
Vl
+5V
R1
R2
AVCC
Figure 27. Raise Logic Threshold for Encode
While the single-ended encode will work well for many applica-
tions, driving the encode differentially will provide increased
performance. Depending on circuit layout and system noise, a
1 dB to 3 dB improvement in SNR can be realized. It is not
recommended that differential TTL logic be used however,
because most TTL families that support complementary outputs
are not delay or slew rate matched. Instead, it is recommended
that the encode signal be ac-coupled into the ENCODE and
ENCODE pins.
The simplest option is shown below. The low jitter TTL signal
is coupled with a limiting resistor, typically 100 ohms, to the
primary side of an RF transformer (these transformers are inex-
pensive and readily available; part number in Figure 28 is from
Mini-Circuits). The secondary side is connected to the EN-
CODE and
ENCODE pins of the converter. Since both encode
inputs are self-biased, no additional components are required.
TTL
ENCODE
ENCODE
AD6640
100
T1–1T
0.1 F
Figure 28. TTL Source – Differential Encode
A clean sine wave may be substituted for a TTL clock. In this
case, the matching network is shown below. Select a transformer
ratio to match source and load impedances. The input impedance
of the AD6640 encode is approximately 11 k
Ω differentially.
Therefore “R,” shown in the Figure 29, may be any value that is
convenient for available drive power.


Numéro de pièce similaire - AD6640

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD6640 AD-AD6640 Datasheet
920Kb / 24P
   12-Bit, 65 MSPS IF Sampling A/D Converter
REV. A
AD6640 AD-AD6640 Datasheet
1Mb / 25P
   12-Bit, 65 MSPS IF Sampling A/D Converter
REV. A
AD6640AST AD-AD6640AST Datasheet
920Kb / 24P
   12-Bit, 65 MSPS IF Sampling A/D Converter
REV. A
AD6640AST AD-AD6640AST Datasheet
1Mb / 25P
   12-Bit, 65 MSPS IF Sampling A/D Converter
REV. A
AD6640ASTZ AD-AD6640ASTZ Datasheet
920Kb / 24P
   12-Bit, 65 MSPS IF Sampling A/D Converter
REV. A
More results

Description similaire - AD6640

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD6640 AD-AD6640_15 Datasheet
2Mb / 24P
   12-Bit, 65 MSPS IF Sampling A/D Converter
REV. A
AD6640ASTZ AD-AD6640ASTZ Datasheet
920Kb / 24P
   12-Bit, 65 MSPS IF Sampling A/D Converter
REV. A
AD9433 AD-AD9433 Datasheet
1,001Kb / 24P
   12-Bit, 105 MSPS/125 MSPS IF Sampling A/D Converter
REV. 0
logo
Intersil Corporation
HI5865 INTERSIL-HI5865 Datasheet
29Kb / 2P
   12-Bit, 65 MSPS A/D Converter
logo
Texas Instruments
ADS5413 TI-ADS5413 Datasheet
421Kb / 18P
[Old version datasheet]   SINGLE 12-BIT, 65-MSPS IF SAMPLING ANALOG-TO-DIGITAL CONVERTER
logo
Analog Devices
AD10201 AD-AD10201_15 Datasheet
914Kb / 20P
   Dual-Channel, 12-Bit 105 MSPS IF Sampling A/D Converter
REV. 0
logo
Texas Instruments
ADC12DL080 TI1-ADC12DL080_14 Datasheet
819Kb / 35P
[Old version datasheet]   Dual 12-Bit, 80 MSPS, A/D Converter for IF Sampling
logo
National Semiconductor ...
ADC12DL080 NSC-ADC12DL080 Datasheet
1Mb / 24P
   Dual 12-Bit, 80 MSPS, A/D Converter for IF Sampling
logo
Analog Devices
AD10226 AD-AD10226 Datasheet
976Kb / 20P
   Dual-Channel, 12-Bit 125 MSPS IF Sampling A/D Converter
REV. 0
logo
National Semiconductor ...
ADC12C080 NSC-ADC12C080 Datasheet
451Kb / 24P
   12-Bit, 65/80 MSPS A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com