Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD573JN Fiches technique(PDF) 6 Page - Analog Devices

No de pièce AD573JN
Description  10-Bit A/D Converter
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD573JN Fiches technique(HTML) 6 Page - Analog Devices

  AD573JN Datasheet HTML 1Page - Analog Devices AD573JN Datasheet HTML 2Page - Analog Devices AD573JN Datasheet HTML 3Page - Analog Devices AD573JN Datasheet HTML 4Page - Analog Devices AD573JN Datasheet HTML 5Page - Analog Devices AD573JN Datasheet HTML 6Page - Analog Devices AD573JN Datasheet HTML 7Page - Analog Devices AD573JN Datasheet HTML 8Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 6 / 8 page
background image
AD573
REV. A
–6–
CONTROL AND TIMING OF THE AD573
The operation of the AD573 is controlled by three inputs:
CONVERT
, HBE and LBE.
Starting a Conversion
The conversion cycle is initiated by a positive going CONVERT
pulse at least 500 ns wide. The rising edge of this pulse resets
the internal logic, clears the result of the previous conversion,
and sets DR high. The falling edge of CONVERT begins the
conversion cycle. When conversion is completed DR returns
low. During the conversion cycle, HBE and LBE should be held
high. If HBE or LBE goes low during a conversion, the data
output buffers will be enabled and intermediate conversion re-
sults will be present on the data output pins. This may cause
bus conflicts if other devices in a system are trying to use the bus.
tCS
tDSC
VOH + VOL
2
VIH + VIL
2
tC
CONVERT
DR
Figure 9. Convert Timing
Reading the Data
The three-state data output buffers are enabled by HBE and
LBE
. Access time of these buffers is typically 150 ns (250 maxi-
mum). The data outputs remain valid until 50 ns after the en-
able signal returns high, and are completely into the high
impedance state 100 ns later.
VIH + VIL
2
LBE OR HBE
tHD
tDD
VOH
VOL
DATA
VALID
tHL
HIGH
IMPEDANCE
HIGH
IMPEDANCE
DB0–DB7
OR
DB8–DB9
Figure 10. Read Timing
TIMING SPECIFICATIONS (All grades, TA = TMIN–TMAX)
Parameter
Symbol Min Typ
Max Units
CONVERT Pulse Width
tCS
500 –
ns
DR
Delay from CONVERT tDSC
1
1.5
µs
Conversion Time
tC
10
20
30
µs
Data Access Time
tDD
0
150
250
ns
Data Valid after HBE/LBE
High
tHD
50
ns
Output Float Delay
tHL
100
200
ns
MICROPROCESSOR INTERFACE CONSIDERATIONS—
GENERAL
When an analog-to-digital converter like the AD573 is inter-
faced to a microprocessor, several details of the interface must
be considered. First, a signal to start the converter must be gen-
erated; then an appropriate delay period must be allowed to pass
before valid conversion data may be read. In most applications,
the AD573 can interface to a microprocessor system with little
or no external logic.
The most popular control signal configuration consists of de-
coding the address assigned to the AD573, then gating this sig-
nal with the system’s WR signal to generate the CONVERT
pulse, and gating it with RD to enable the output buffers. The
use of a memory address and memory WR and RD signals de-
notes “memory-mapped” I/O interfacing, while the use of a
separate I/O address space denotes “isolated I/O” interfacing. In
8-bit bus systems, the 10-bit AD573 will occupy two locations
when data is to be read; therefore, two (usually consecutive) ad-
dresses must be decoded. One of the addresses can also be used
as the address which produces the CONVERT signal during
WR operations.
Figure 11 shows a generalized diagram of the control logic for
an AD573 interfaced to an 8-bit data bus, where two addresses
(ADC ADDR and ADC ADDR + 1) have been decoded. ADC
ADDR starts the converter when written to (the actual data be-
ing written to the converter does not matter) and contains the
high byte data during read operations. ADC ADDR + 1 per-
forms no function during write operations, but contains the low
byte data during read operations.
Figure 11. General AD573 Interface to 8-Bit Microprocessor
In systems where this read-write interface is used, at least 30
microseconds (the maximum conversion time) must be allowed
to pass between starting a conversion and reading the results.
This delay or “timeout” period can be implemented in a short
software routine such as a countdown loop, enough dummy in-
structions to consume 30 microseconds, or enough actual useful
instructions to consume the required time. In tightly-timed sys-
tems, the DR line may be read through an external three-state
buffer to determine precisely when a conversion is complete.
Higher speed systems may choose to use DR to signal an inter-
rupt to the processor at the end of a conversion.
Figure 12. Typical AD573 Interface Timing Diagram


Numéro de pièce similaire - AD573JN

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD573JN AD-AD573JN Datasheet
593Kb / 10P
   10-Bit A/D Converter
REV. B
AD573JN AD-AD573JN Datasheet
517Kb / 11P
   10-Bit A/D Converter
AD573JNZ AD-AD573JNZ Datasheet
593Kb / 10P
   10-Bit A/D Converter
REV. B
AD573JNZ AD-AD573JNZ Datasheet
517Kb / 11P
   10-Bit A/D Converter
More results

Description similaire - AD573JN

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD571 AD-AD571 Datasheet
295Kb / 8P
   10-Bit A/D Converter
REV. A
logo
NEC
UPC667 NEC-UPC667 Datasheet
73Kb / 12P
   10-BIT D/A CONVERTER
logo
Toshiba Semiconductor
TC35083P TOSHIBA-TC35083P Datasheet
305Kb / 11P
   10-BIT A-D CONVERTER
logo
Analog Devices
AD571 AD-AD571_17 Datasheet
563Kb / 9P
   10-Bit A/D Converter
5962-8850501RA AD-5962-8850501RA Datasheet
593Kb / 10P
   10-Bit A/D Converter
REV. B
AD573 AD-AD573_17 Datasheet
517Kb / 11P
   10-Bit A/D Converter
logo
Sony Corporation
CXA3197R SONY-CXA3197R Datasheet
347Kb / 30P
   10-bit 125MSPS D/A Converter
logo
Fujitsu Component Limit...
MB40760 FUJITSU-MB40760 Datasheet
129Kb / 17P
   1CHANNEL 10-BIT D/A CONVERTER
logo
Intersil Corporation
ISLA110P50IRZ INTERSIL-ISLA110P50IRZ Datasheet
1Mb / 34P
   10-Bit, 500MSPS A/D Converter
July 25, 2011
KAD5510P-50 INTERSIL-KAD5510P-50 Datasheet
430Kb / 26P
   10-Bit, 500MSPS A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com