CMOS-CCD 1H Delay Line for PAL

Description

The CXL5003M/P are general-purpose CMOS-CCD

delay line ICs that provide 1H delay time for PAL.

Features

• Low power consumption 110mW (Typ.)

• Small size package (8-pin SOP, DIP)

• Low differential gain DG = 3% (Typ.)

• Input signal amplitude 180 IRE (= 1.28Vp-p, Max.)

• Low input clock amplitude operation 150mVp-p (Min.)

• Built-in peripheral circuits (clock driver, timing

generator, autobias, and output circuits)

Functions

• 848-bit CCD register

• Clock drivers

• Autobias circuit

• Sync tip clamp circuit

• Sample and hold circuit

Structure

CMOS-CCD

Absolute Maximum Ratings (Ta = 25°C)

• Supply voltage

11

V

• Supply voltage

6V

• Operating temperature

Topr –10 to +60

°C

• Storage temperature

Tstg –55 to +150 °C

• Allowable power dissipation

CXL5003M 350 mW

CXL5003P

480 mW

Recommended Operating Conditions

Supply voltage

9 ± 5%

V

5 ± 5%

V

Recommended Clock Conditions

• Input clock amplitude

150mVp-p to 1.0Vp-p

(250mVp-p typ.)

• Clock frequency

13.300856MHz

– 1 –

E51215B79-PS

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by

any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the

operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

CXL5003M/P

CXL5003M

8 pin SOP (Plastic)

CXL5003P

8 pin DIP (Plastic)