TRUTH TABLE

TPS2115A-Q1

ORDERABLE PART NUMBER

TOP-SIDE MARKING

–40°C to 85°C

TSSOP – PW

Reel of 2000

TPS2115AIPWRQ1

2115AQ

(1)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

web site at www.ti.com.

(2)

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

D0

D1

(1)

STAT

0

0

X

Hi-Z

IN2

0

1

No

0

IN1

0

1

Yes

Hi-Z

IN2

1

0

X

0

IN1

1

1

X

0

Hi-Z

(1)

X = don’t care

(2)

The undervoltage lockout circuit causes the output OUT to go Hi-Z if

the selected power supply does not exceed the IN1/IN2 UVLO, or if

TERMINAL FUNCTIONS

TERMINAL

I/O

DESCRIPTION

NAME

NO.

D0

2

I

TTL- and CMOS-compatible input pins. Each pin has a 1-

µA pullup. The Truth Table shows the functionality

of D0 and D1.

D1

3

I

GND

5

I

Ground

Primary power switch input. The IN1 switch can be enabled only if the IN1 supply is above the UVLO

IN1

8

I

Secondary power switch input. The IN2 switch can be enabled only if the IN2 supply is above the UVLO

IN2

6

I

ILIM

4

I

OUT

7

O

Power switch output

Open-drain output that is Hi-Z if the IN2 switch is ON. STAT pulls low if the IN1 switch is ON or if OUT is Hi-Z

STAT

1

O

(i.e., EN is equal to logic 0).

2

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated

Product Folder Link(s): TPS2115A-Q1