Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

74GTLPH1616DGGRE4 Fiches technique(PDF) 11 Page - Texas Instruments

No de pièce 74GTLPH1616DGGRE4
Description  17-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

74GTLPH1616DGGRE4 Fiches technique(HTML) 11 Page - Texas Instruments

Back Button 74GTLPH1616DGGRE4 Datasheet HTML 7Page - Texas Instruments 74GTLPH1616DGGRE4 Datasheet HTML 8Page - Texas Instruments 74GTLPH1616DGGRE4 Datasheet HTML 9Page - Texas Instruments 74GTLPH1616DGGRE4 Datasheet HTML 10Page - Texas Instruments 74GTLPH1616DGGRE4 Datasheet HTML 11Page - Texas Instruments 74GTLPH1616DGGRE4 Datasheet HTML 12Page - Texas Instruments 74GTLPH1616DGGRE4 Datasheet HTML 13Page - Texas Instruments 74GTLPH1616DGGRE4 Datasheet HTML 14Page - Texas Instruments 74GTLPH1616DGGRE4 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 18 page
background image
www.ti.com
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
CL = 50 pF
(see Note A)
LOAD CIRCUIT FOR A OUTPUTS
S1
Open
GND
500
500
TEST
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
S1
Open
6 V
GND
tPLH
tPHL
Output
Control
Output
Waveform 1
S1 at 6 V
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
3 V
0 V
VOH
VOL
0 V
VOL + 0.3 V
VOH − 0.3 V
≈0 V
3 V
0 V
tw
Input
3 V
3 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
(VM = 1.5 V for A port and 1 V for B port)
(VOH = 3 V for A port and 1.5 V for B port)
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(A port to B port)
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port)
Output
Input
1.5 V
Test
Point
CL = 30 pF
(see Note A)
From Output
Under Test
12.5
LOAD CIRCUIT FOR B OUTPUTS
0 V
VOH
VOL
Input
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(B port to A port)
Output
1.5 V
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≈ 10 MHz, ZO = 50 Ω, tr ≈ 2 ns, tf ≈ 2 ns.
D. The outputs are measured one at a time, with one transition per measurement.
6 V
tPLH
tPHL
VOH
0 V
VM
VM
Data
Input
3 V
0 V
tsu
th
Timing
Input
1.5 V
1.5 V
1.5 V
1.5 V
1 V
1 V
1 V
1 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
SN74GTLPH1616
17-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
WITH BUFFERED CLOCK OUTPUTS
SCES346C – JANUARY 2001 – REVISED DECEMBER 2005
Figure 1. Load Circuits and Voltage Waveforms
11


Numéro de pièce similaire - 74GTLPH1616DGGRE4

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
74GTLPH1612DGGRE4 TI-74GTLPH1612DGGRE4 Datasheet
157Kb / 15P
[Old version datasheet]   18-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
More results

Description similaire - 74GTLPH1616DGGRE4

FabricantNo de pièceFiches techniqueDescription
logo
Fairchild Semiconductor
GTLP17T616 FAIRCHILD-GTLP17T616 Datasheet
93Kb / 10P
   17-Bit LVTTL/GTLP Bus Transceiver with Buffered Clock
logo
Texas Instruments
SN74GTLPH32916 TI1-SN74GTLPH32916 Datasheet
397Kb / 18P
[Old version datasheet]   34-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
SN74GTLPH1612 TI-SN74GTLPH1612 Datasheet
157Kb / 15P
[Old version datasheet]   18-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTLPH1655 TI-SN74GTLPH1655 Datasheet
173Kb / 16P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTL16616 TI-SN74GTL16616_06 Datasheet
160Kb / 14P
[Old version datasheet]   17-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
SN74GTLPH1645 TI1-SN74GTLPH1645_15 Datasheet
1Mb / 22P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH3245 TI1-SN74GTLPH3245 Datasheet
435Kb / 19P
[Old version datasheet]   32-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1645 TI-SN74GTLPH1645 Datasheet
259Kb / 17P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
logo
Fairchild Semiconductor
GTLP16616 FAIRCHILD-GTLP16616 Datasheet
72Kb / 10P
   17-Bit TTL/GTLP Bus Transceiver with Buffered Clock
logo
Texas Instruments
SN54GTL16616 TI-SN54GTL16616 Datasheet
175Kb / 11P
[Old version datasheet]   17-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com