Moteur de recherche de fiches techniques de composants électroniques |
|
TCA9554 Fiches technique(PDF) 8 Page - Texas Instruments |
|
|
TCA9554 Fiches technique(HTML) 8 Page - Texas Instruments |
8 / 31 page SCL Start Condition Data 1 Valid SDA Write to Port Data Out From Port R/W ACK From Slave ACK From Slave ACK From Slave 1 9 8 7 6 5 4 3 2 Data 1 1 A2 0 1 S 0 0 A1 A0 0 A 0 0 0 0 0 0 0 A A P tpv Data to Port Command Byte Slave Address SCL SDA Data to Register Start Condition R/W ACK From Slave ACK From Slave ACK From Slave 1 9 8 7 6 5 4 3 2 Data 1/0 A2 0 1 S 0 0 A1 A0 0 A 1 0 0 0 0 0 0 A A P Data to Register Command Byte Slave Address TCA9554 SCPS233A – NOVEMBER 2011 – REVISED MARCH 2012 www.ti.com Interrupt Output (INT) An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time, tiv, the signal INT is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting; data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT. Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. INT has an open-drain structure and requires a pullup resistor to VCC. Bus Transactions Data is exchanged between the master and TCA9554 through write and read commands. Writes Data is transmitted to the TCA9554 by sending the device address and setting the least-significant bit to a logic 0 (see Figure 6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte (see Figure 8 and Figure 9). There is no limitation on the number of data bytes sent in one write transmission. Figure 8. Write to Output Port Register <br/> Figure 9. Write to Configuration or Polarity Inversion Registers 8 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s): TCA9554 |
Numéro de pièce similaire - TCA9554 |
|
Description similaire - TCA9554 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |