 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
AD9257BCPZRL7-40 Fiches technique(PDF) 1 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD9257BCPZRL7-40 Fiches technique(HTML) 1 Page - Analog Devices |
|
|
1 / 40 page  Octal, 14-Bit, 40/65 MSPS, Serial LVDS, 1.8 V Analog-to-Digital Converter Data Sheet AD9257 Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2011 Analog Devices, Inc. All rights reserved. FEATURES Low power: 55 mW per channel at 65 MSPS with scalable power options SNR = 75.5 dB (to Nyquist) SFDR = 91.6 dBc (to Nyquist) DNL = ±0.6 LSB (typical), INL = ±1.1 LSB (typical) Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3) Data and frame clock outputs 650 MHz full power analog bandwidth 2 V p-p input voltage range 1.8 V supply operation Serial port control Full chip and individual channel power-down modes Flexible bit orientation Built-in and custom digital test pattern generation Programmable clock and data alignment Programmable output resolution Standby mode APPLICATIONS Medical imaging and nondestructive ultrasound Portable ultrasound and digital beam-forming systems Quadrature radio receivers Diversity radio receivers Optical networking Test equipment GENERAL DESCRIPTION The AD9257 is an octal, 14-bit, 40 MSPS and 65 MSPS analog- to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 65 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical. The ADC requires a single 1.8 V power supply and LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications. The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual channel power-down is supported and typically consumes less than 2 mW when all channels are disabled. The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data FUNCTIONAL BLOCK DIAGRAM ADC 14 SERIAL LVDS D+ A D– A VIN+ A AVDD AD9257 VIN– A ADC 14 SERIAL LVDS D+ B D– B VIN+ B VIN– B ADC 14 SERIAL LVDS D+ C D– C VIN+ C VIN– C ADC 14 SERIAL LVDS D+ D D– D VIN+ D VIN– D ADC 14 SERIAL LVDS D+ E D– E VIN+ E VIN– E ADC 14 SERIAL LVDS D+ F D– F VIN+ F VIN– F ADC 14 SERIAL LVDS D+ G D– G VIN+ G VIN– G ADC 14 SERIAL LVDS DATA RATE MULTIPLIER SERIAL PORT INTERFACE REF SELECT D+ H FCO+ FCO– DCO+ DCO– D– H VIN+ H VIN– H VREF VCM 1.0V SYNC SENSE PDWN DRVDD RBIAS AGND CSB CLK+ CLK– SDIO/ DFS SCLK/ DTP Figure 1. alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI). The AD9257 is available in an RoHS-compliant, 64-lead LFCSP. It is specified over the industrial temperature range of −40°C to +85°C. This product is protected by a U.S. patent. PRODUCT HIGHLIGHTS 1. Small Footprint. Eight ADCs are contained in a small, space-saving package. 2. Low Power of 55 mW/Channel at 65 MSPS with Scalable Power Options. 3. Ease of Use. A data clock output (DCO) is provided that operates at frequencies of up to 455 MHz and supports double data rate (DDR) operation. 4. User Flexibility. The SPI control offers a wide range of flexible features to meet specific system requirements. 5. Pin Compatible with the AD9637 (12-Bit Octal ADC). |
Numéro de pièce similaire - AD9257BCPZRL7-40 |
|
Description similaire - AD9257BCPZRL7-40 |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
