Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼
Nom de la pièce
         Description


MC88LV926 Datasheet(Fiches technique) 6 Page - Motorola, Inc

Numéro de pièce MC88LV926
Description  LOW SKEW CMOS PLL 68060 CLOCK DRIVER
Télécharger  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  MOTOROLA [Motorola, Inc]
Site Internet  http://www.freescale.com
Logo 

 
 6 page
background image
MC88LV926
MOTOROLA
TIMING SOLUTIONS
BR1333 — REV 5
6
Application Notes
1. Several specifications can only be measured when the
MC88LV926 is in phase–locked operation. It is not
possible to have the part in phase–lock on ATE
(automated test equipment). Statistical characterization
techniques were used to guarantee those specifications
which cannot be measured on the ATE. MC88LV926 units
were fabricated with key transistor properties intentionally
varied to create a 14 cell designed experimental matrix. IC
performance was characterized over a range of transistor
properties (represented by the 14 cells) in excess of the
expected process variation of the wafer fabrication area.
Response Surface Modeling (RSM) techniques were
used to relate IC performance to the CMOS transistor
properties over operation voltage and temperature. IC
performance to each specification and fab variation were
used in conjunction with Yield Surface Modeling
(YSM
™) methodology to set performance limits of ATE
testable specifications within those which are to be
guaranteed by statistical characterization. In this way, all
units passing the ATE test will meet or exceed the
non–tested specifications limits.
2. A 470K
Ω resistor tied to either Analog VCC or Analog
GND, as shown in Figure 2., is required to ensure no jitter
is present on the MC88LV926 outputs. This technique
causes a phase offset between the SYNC input and the
Q0 output, measured at the pins. The tPD spec describes
how this offset varies with process, temperature, and
voltage. The specs were arrived at by measuring the
phase relationship for the 14 lots described in note 1 while
the part was in phase–locked operation. The actual
measurements were made with a 10MHz SYNC input
(1.0ns edge rate from 0.8V to 2.0V). The phase
measurements were made at 1.5V. See Figure 2. for a
graphical description.
3. Two specs (tRISE/FALL and tPULSE Width 2X_Q output,
see AC Specifications) guarantee that the MC88LV926
meets the 33MHz and 66MHz 68060 P–Clock input
specification.
Figure 2. Depiction of the Fixed SYNC to Q0 Offset (tPD) Which Is Present
When a 470K
Ω Resistor Is Tied to VCC or Ground
470K
REFERENCE
RESISTOR
EXTERNAL
LOOP FILTER
330
0.1
µF
ANALOG GND
RC1
R2
C1
WITH THE 470K
Ω RESISTOR TIED IN THIS FASHION THE TPD
SPECIFICATION, MEASURED AT THE INPUT PINS IS:
SYNC INPUT
Q0 OUTPUT
2.25ns
OFFSET
3V
5V
tPD = 2.25ns ± 1.0ns (TYPICAL VALUES)
SYNC INPUT
Q0 OUTPUT
–0.8ns
OFFSET
3V
5V
470K
REFERENCE
RESISTOR
330
0.1
µF
ANALOG GND
ANALOG VCC
R2
C1
WITH THE 470K
Ω RESISTOR TIED IN THIS FASHION THE TPD
SPECIFICATION, MEASURED AT THE INPUT PINS IS:
tPD = –0.80ns ± 0.30ns
RC1




Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download



Numéro de composants électroniques

Numéro de pièceDescription des composantsHtml ViewFabricant
QS5917TLOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER 1 2 3 4 5 MoreIntegrated Device Technology
CGS700VCommercial Low Skew PLL 1 to 9 CMOS Clock Driver 1 2 3 4 5 MoreNational Semiconductor (TI)
QS5LV9313.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER 1 2 3 4 5 MoreIntegrated Device Technology
MC88915Low Skew CMOS PLL Clock Driver 1 2 3 4 5 MoreMotorola, Inc
CGS702VCommercial Low Skew PLL 1 to 9 CMOS Clock Driver with Improved EMI 1 2 3 4 5 MoreNational Semiconductor (TI)
MC88915TFN55LOW SKEW CMOS PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
MC88916LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET 1 2 3 4 5 MoreMotorola, Inc
MC88920LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature 1 2 3 4 5 MoreMotorola, Inc
CGS701AVCommercial Industrial Low Skew PLL 1 to 8 CMOS Clock Driver 1 2 3 4 5 MoreNational Semiconductor (TI)
QS5LV9193.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER 1 2 3 4 5 MoreIntegrated Device Technology

Lien URL

AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Favoris   |   Echange de liens   |   Fabricants
All Rights Reserved © Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl