 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
LB1876 Fiches technique(PDF) 3 Page - Sanyo Semicon Device |
|
||||||||||||||||||||||||||||||
LB1876 Fiches technique(HTML) 3 Page - Sanyo Semicon Device |
|
|
3 / 12 page  LB1876 No.6201-3/12 Continued from preceding page. Ratings Parameter Symbol Conditions min typ max Unit Phase Comparator Output Output High level voltage VPDH IOH = -100µA VREG-0.2 VREG-0.1 V Output Low level voltage VPDL IOH = 100µA 0.2 0.3 V Output source current IPD+ VPD = VREG/2 -0.5 mA Output sink current IPD− VPD = VREG/2 1.5 mA Phase Lock Detector Output Output saturation voltage VOL(LD) ILD = 10mA 0.15 0.5 V Output leak current IL(LD) VO = VCC 10 µA Error Amplifier Input offset voltage VIO(ER) Design target value* -10 +10 mV Input bias current IB(ER) -1 +1 µA Output High level voltage VOH(ER) IOH = -500µA VREG-1.2 VREG-0.9 V Output Low level voltage VOL(ER) IOL = 500µA 0.9 1.2 V DC bias level VB(ER) -5% VREG/2 +5% V Current Limiter GDF1 In phase lock mode 0.4 0.5 0.6 times Drive gain GDF2 In unlock mode 0.8 1.0 1.2 times Limiter voltage VRF VCC - VM 0.45 0.5 0.55 V Thermal Shutdown Operation Operating temperature TSD Design target value* (junction temperature) 150 180 °C Hysteresis width ∆TSD Design target value* (junction temperature) 40 °C Low Voltage Protection Operating voltage VSD 8.1 8.5 8.9 V Hysteresis ∆VSD 0.2 0.35 0.5 V CLD Circuit External capacitor charge current ICLD -6 -4.3 -3 V Operating voltage VH(CLD 3.25 3.5 3.75 V CLK Pin External input frequency fI(CKIN) 0.1 10 kHz High level input voltage VIH(CKIN) 3.5 VREG V Low level input voltage VIL(CKIN) 0 1.5 V Input open voltage VIO(CKIN) VREG-0.5 VREG V Hysteresis width VIS(CKIN) 0.35 0.5 0.65 V High level input current IIH(CKIN) VCKIN = VREG -10 0 +10 µA Low level input current IIL(CKIN) VCKIN = 0V -280 -210 µA S/S Pin High level input voltage VIH(SS) 3.5 VREG V Low level input voltage VIL(SS) 0 1.5 V Input open voltage VIO(SS) VREG-0.5 VREG V Hysteresis width VIS(SS) 0.35 0.5 0.65 V High level input current IIH(SS) VS/S = VREG -10 0 +10 µA Low level input current IIL(SS) VS/S = 0V -280 -210 µA LDSEL Pin High level input voltage VIH(LDSEL) 3.5 VREG V Low level input voltage VIL(LDSEL) 0 1.5 V Input open voltage VIO(LDSEL) VREG-0.5 VREG V High level input current IIH(LDSEL) VLDSEL = VREG -10 0 +10 µA Low level input current IIL(LDSEL) VLDSEL = 0V -280 -210 µA BRSEL Pin High level input voltage VIH(BRSEL) 3.5 VREG V Low level input voltage VIL(BRSEL) 0 1.5 V Input open voltage VIO(BRSEL) VREG-0.5 VREG V High level input current IIH(BRSEL) VBRSEL = VREG -10 0 +10 µA Low level input current IIL(BRSEL) VBRSEL = 0V -280 -210 µA *Design target value, Do not measurement. |
Numéro de pièce similaire - LB1876_09 |
|
Description similaire - LB1876_09 |
|
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
