Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼
Nom de la pièce
         Description


KS57C0404 Datasheet(Fiches technique) 5 Page - Samsung semiconductor

Numéro de pièce KS57C0404
Description  The KS57C0404/C0408 single-chip CMOS microcontroller has been designed for very high-performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung
Télécharger  38 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  SAMSUNG [Samsung semiconductor]
Site Internet  http://www.samsung.com/Products/Semiconductor
Logo 

 
 5 page
background image
KS57C0404/C0408/P0408 MICROCONTROLLER
PRODUCT OVERVIEW
1–5
CONTROL REGISTERS
Program Status Word
The 8-bit program status word (PSW) controls ALU operation and instruction execution sequencing. It is also
used to restore a program's execution environment when an interrupt has been serviced. Program instructions
can always address the PSW regardless of the current value of data memory access enable flags.
Before an interrupt is processed, the PSW is pushed onto the stack in data memory bank 0. When the routine is
completed, PSW values are restored.
IS1
IS0
EMB
ERB
C
SC2
SC1
SC0
Interrupt status flags (IS1, IS0), the enable memory bank and enable register bank flags (EMB, ERB), and the
carry flag ( C ) are 1- and 4-bit read/write or 8-bit read-only addressable. Skip condition flags (SC0–SC2) can be
addressed using 8-bit read instructions only.
Select Bank (SB) Register
Two 4-bit location called the SB register store address values used to access specific memory and register
banks: the select memory bank register, SMB, and the select register bank register, SRB.
'SMB n' instructions select a data memory bank (0, 1, or 15) and store the upper four bits of the 12-bit data
memory address in the SMB register. The 'SMB n' instruction is used to select register bank 0, 1, 2, or 3, and to
store the address data in the SRB.
The instructions 'PUSH SB' and 'POP SB' move SMB and SRB values to and from the stack for interrupts and
subroutines.
CLOCK CIRCUITS
System oscillation circuit generates the internal clock signals for the CPU and peripheral hardwares. The system
clock can use a crystal, ceramic, or RC oscillation source, or an externally-generated clock signal. To drive
KS57C0404/C0408 using an external clock source, the external clock signal should be input to Xin, and its
inverted signal to Xout.
A 4-bit power control register is used to enable or disable oscillation, and to select the CPU clock. The internal
system clock signal (fx) can be divided internally to produce three CPU clock frequencies
 fx/4, fx/8, or fx/64.
INTERRUPTS
Interrupt requests can be generated internally by on-chip processes (INTB, INTT0, INTT1, and INTS) or
externally by peripheral devices (INT0, INT1, and INT4). There are two quasi-interrupts: INT2 and INTW.
INT2/KS0–KS7 detects rising/falling edges of incoming signals and INTW detects time intervals of 0.5 seconds of
3.91 milliseconds at 4.19MHz. The following components support interrupt processing:
 Interrupt enable flags
 Interrupt request flags
 Interrupt priority registers
 Power-down termination circuit




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38 


Datasheet Download



Numéro de composants électroniques

Numéro de pièceDescription des composantsHtml ViewFabricant
S3C7044The S3C7044/C7048 single-chip CMOS microcontroller has been designed for very high-performance using Samsungs newest 4-bit CPU core SAM47 Samsung Ar 1 2 3 4 5 MoreSamsung semiconductor
KS57C01502The KS57C01502/C01504 single-chip CMOS microcontroller has been designed for high-performance using Samsungs newest 4-bit CPU core SAM47 Samsung Arr 1 2 3 4 5 MoreSamsung semiconductor
KS57C5532The KS57C5532/P5532 single-chip CMOS microcontroller has been designed for high-performance using Samsungs newest 4-bit CPU core SAM47 Samsung Arran 1 2 3 4 5 MoreSamsung semiconductor
S3C7414The S3C7414/C7424/C7434 single-chip CMOS microcontroller has been designed for very high performance using Samsungs newest 4-bit CPU core SAM47 1 2 3 4 5 MoreSamsung semiconductor
S3C7515The S3C7515/P7515 single-chip CMOS microcontroller has been designed for high-performance using Samsungs newest 4-bit CPU core SAM47 1 2 3 4 5 MoreSamsung semiconductor
S3C70F2The S3C70F2/C70F4 single-chip CMOS microcontroller has been designed for high-performance using Samsungs newest 4-bit CPU core SAM47 Samsung Arrange 1 2 3 4 5 MoreSamsung semiconductor
S3C7295The S3C7295 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core SAM47 Samsung Arrangeable M 1 2 3 4 5 MoreSamsung semiconductor
S3C72B5The S3C72B5/C72B7/C72B9 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core SAM47 Samsung A 1 2 3 4 5 MoreSamsung semiconductor
KS57C21116The KS57C21116/C21124/C21132 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core SAM47 Sams 1 2 3 4 5 MoreSamsung semiconductor
S3C72C8The S3C72C8 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core SAM47 Samsung Arrangeable M 1 2 3 4 5 MoreSamsung semiconductor

Lien URL

AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Favoris   |   Echange de liens   |   Fabricants
All Rights Reserved © Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl