Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

74AUP1G373GW Fiches technique(PDF) 1 Page - NXP Semiconductors

No de pièce 74AUP1G373GW
Description  Low-power D-type transparent latch; 3-state
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NXP [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo NXP - NXP Semiconductors

74AUP1G373GW Fiches technique(HTML) 1 Page - NXP Semiconductors

  74AUP1G373GW Datasheet HTML 1Page - NXP Semiconductors 74AUP1G373GW Datasheet HTML 2Page - NXP Semiconductors 74AUP1G373GW Datasheet HTML 3Page - NXP Semiconductors 74AUP1G373GW Datasheet HTML 4Page - NXP Semiconductors 74AUP1G373GW Datasheet HTML 5Page - NXP Semiconductors 74AUP1G373GW Datasheet HTML 6Page - NXP Semiconductors 74AUP1G373GW Datasheet HTML 7Page - NXP Semiconductors 74AUP1G373GW Datasheet HTML 8Page - NXP Semiconductors 74AUP1G373GW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 22 page
background image
1.
General description
The 74AUP1G373 provides the single D-type transparent latch with 3-state output. While
the latch-enable (LE) input is high, the Q output follows the data (D) input. When pin LE is
LOW, the latch stores the information that was present at the D-input one set-up time
preceding the HIGH-to-LOW transition of pin LE. When pin OE is LOW, the contents of
the latch is available at the (Q) output. When pin OE is HIGH, the output goes to the
high-impedance OFF-state. Operation of input pin OE does not affect the state of the
latch.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
2.
Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114E Class 3A exceeds 5000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 µA (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
s Multiple package options
s Specified from
−40 °Cto+85 °C and −40 °C to +125 °C
74AUP1G373
Low-power D-type transparent latch; 3-state
Rev. 03 — 9 January 2008
Product data sheet


Numéro de pièce similaire - 74AUP1G373GW

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
74AUP1G373GW PHILIPS-74AUP1G373GW Datasheet
106Kb / 22P
   Low-power D-type transparent latch; 3-state
Rev. 02-20 July 2007
logo
Nexperia B.V. All right...
74AUP1G373GW NEXPERIA-74AUP1G373GW Datasheet
302Kb / 20P
   Low-power D-type transparent latch; 3-state
Rev. 9 - 20 January 2022
74AUP1G373GW-Q100 NEXPERIA-74AUP1G373GW-Q100 Datasheet
728Kb / 21P
   Low-power D-type transparent latch; 3-state
More results

Description similaire - 74AUP1G373GW

FabricantNo de pièceFiches techniqueDescription
logo
Nexperia B.V. All right...
74AUP1G373-Q100 NEXPERIA-74AUP1G373-Q100 Datasheet
728Kb / 21P
   Low-power D-type transparent latch; 3-state
logo
NXP Semiconductors
74AUP1G373 PHILIPS-74AUP1G373 Datasheet
106Kb / 22P
   Low-power D-type transparent latch; 3-state
Rev. 02-20 July 2007
logo
Nexperia B.V. All right...
74AUP1G373 NEXPERIA-74AUP1G373 Datasheet
302Kb / 20P
   Low-power D-type transparent latch; 3-state
Rev. 9 - 20 January 2022
logo
NXP Semiconductors
74AUP1G373 PHILIPS-74AUP1G373_15 Datasheet
231Kb / 25P
   Low-power D-type transparent latch; 3-state
Rev. 6-4 July 2012
logo
ON Semiconductor
NL17SG373 ONSEMI-NL17SG373 Datasheet
119Kb / 10P
   Low-Power D-Type Transparent Latch with 3-State Output
June, 2014 ??Rev. 1
logo
System Logic Semiconduc...
SL74LV373 SLS-SL74LV373 Datasheet
47Kb / 8P
   OCTAL D-TYPE TRANSPARENT LATCH(3-State)
SL74LV573 SLS-SL74LV573 Datasheet
43Kb / 6P
   OCTAL D-TYPE TRANSPARENT LATCH (3-State)
logo
NXP Semiconductors
74ALVC373 PHILIPS-74ALVC373 Datasheet
97Kb / 20P
   Octal D-type transparent latch 3-state
2002 Feb 26
74ALVC573 PHILIPS-74ALVC573 Datasheet
108Kb / 20P
   Octal D-type transparent latch 3-state
2003 Jun 25
74ALVC373 PHILIPS-74ALVC373_15 Datasheet
109Kb / 17P
   Octal D-type transparent latch; 3-state
Rev. 02-18 October 2007
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com