Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD9393BBCZRL-80 Fiches technique(PDF) 7 Page - Analog Devices

No de pièce AD9393BBCZRL-80
Description  Low Power HDMI Display Interface
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD9393BBCZRL-80 Fiches technique(HTML) 7 Page - Analog Devices

Back Button AD9393BBCZRL-80 Datasheet HTML 3Page - Analog Devices AD9393BBCZRL-80 Datasheet HTML 4Page - Analog Devices AD9393BBCZRL-80 Datasheet HTML 5Page - Analog Devices AD9393BBCZRL-80 Datasheet HTML 6Page - Analog Devices AD9393BBCZRL-80 Datasheet HTML 7Page - Analog Devices AD9393BBCZRL-80 Datasheet HTML 8Page - Analog Devices AD9393BBCZRL-80 Datasheet HTML 9Page - Analog Devices AD9393BBCZRL-80 Datasheet HTML 10Page - Analog Devices AD9393BBCZRL-80 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 40 page
background image
AD9393
Rev. 0 | Page 7 of 40
Pin No.
Mnemonic
Description
Value
B8
VSOUT
VSYNC Output Clock (Phase-Aligned with DCLK). Vertical Sync Output. The
separated VSYNC from a composite signal or a direct passthrough of the
VSYNC signal. The polarity of this output can be controlled via the serial bus
bit (Register 0x24[6]).
VDD
A9
O/E
Odd/Even Field Output for Interlaced Video. This output identifies whether the
current field (in an interlaced signal) is odd or even. The polarity of this signal
is programmable via Register 0x24[4].
VDD
References
D10
FILT
Connection for External Filter Components for Audio PLL. For proper operation,
the audio clock generator PLL requires an external filter. Connect the filter
shown in Figure 6 to this pin. For optimal performance, minimize noise and
parasitics on this node. For more information, see the PCB Layout
Recommendations section.
PVDD
Power Supply1
E7, F7
VD
HDMI Terminator Power Supply (3.3 V). These pins supply power to the HDMI
terminators. They should be as quiet and filtered as possible.
3.3 V
D4, D5
VDD
Digital Output Power Supply (1.8 V to 3.3 V). A large number of output pins (up
to 27) switching at high speed (up to 80 MHz) generates many power supply
transients (noise). These supply pins are identified separately from the VD pins,
so output noise transferred into the sensitive circuitry can be minimized. If the
AD9393 is interfacing with lower voltage logic, VDD can be connected to a
lower supply voltage (as low as 1.8 V) for compatibility.
1.8 V to 3.3
V
F9, G9
PVDD
PLL Power Supply (1.8 V). The most sensitive portion of the AD9393 is the
clock generation circuitry. These pins provide power to the clock PLL and help
the user design for optimal performance. The user should provide quiet,
noise-free power to these pins.
1.8 V
G6, G7
DVDD
Digital Logic Power Supply (1.8 V). These pins supply power to the digital
logic.
1.8 V
C9, C10, D6, D7, D9, E4,
E9, E10,
F4, H10, J1, K3, K6, K9
GND
Ground. The ground return for all circuitry on chip. It is recommended that the
AD9393 be assembled on a single solid ground plane, with careful attention
to ground current paths.
0 V
Control
A10
SDA
Serial Port Data I/O for Programming the AD9393 Registers. The I2C address is
Address 0x98.
3.3 V CMOS
B10
SCL
Serial Port Data Clock for Programming the AD9393 Registers.
3.3 V CMOS
HDCP
H9
DDC_SCL
HDCP Slave Serial Port Data Clock for HDCP Communications to Transmitter.
3.3 V CMOS
J9
DDC_SDA
HDCP Slave Serial Port Data I/O for HDCP Communications to Transmitter. The
I2C address is Address 0x74 or Address 0x76.
3.3 V CMOS
F10
MDA
Master Serial Port I/O to EEPROM with HDCP Keys—I2C Address is 0xA0.
3.3 V CMOS
G10
MCL
Master Serial Port Data Clock to EEPROM with HDCP Keys.
3.3 V CMOS
Audio Data Outputs
J7
S/PDIF
S/PDIF Digital Audio Output.
VDD
J6
I2S0
I2S Audio (Channel 1, Channel 2). Channel 0 and Channel 1 Audio Output.
VDD
J5
I2S1
I2S Audio (Channel 3, Channel 4). Channel 2 and Channel 3 Audio Output.
VDD
J4
I2S2
I2S Audio (Channel 5, Channel 6). Channel 4 and Channel 5 Audio Output.
VDD
J3
I2S3
I2S Audio (Channel 7, Channel 8). Channel 6 and Channel 7 Audio Output.
VDD
J2
MCLK
Audio Master Clock Output for S/PDIF Data.
VDD
G4
SCLK
Audio Serial Clock Output for I2S Data.
VDD
G5
LRCLK
Data Output Clock for Left and Right Audio Channels.
VDD
Data Enable
B7
DE
Data Enable for Active Data Pixels.
3.3 V CMOS
RTERM
J8
RTERM
Sets Internal Termination Resistance. Place a 500 Ω (1% tolerance) resistor from
this pin to ground. This sets the internal termination of TMDS lines to 50 Ω.
500 Ω
1 The supplies should be sequenced such that VD and VDD are never less than 300 mV below DVDD. At no time should DVDD be more than 300 mV greater than VD or VDD.


Numéro de pièce similaire - AD9393BBCZRL-80

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9396 AD-AD9396 Datasheet
842Kb / 48P
   Analog/DVI Dual-Display Interface
REV. 0
AD9396/PCB AD-AD9396/PCB Datasheet
842Kb / 48P
   Analog/DVI Dual-Display Interface
REV. 0
AD9396KSTZ-100 AD-AD9396KSTZ-100 Datasheet
842Kb / 48P
   Analog/DVI Dual-Display Interface
REV. 0
AD9396KSTZ-150 AD-AD9396KSTZ-150 Datasheet
842Kb / 48P
   Analog/DVI Dual-Display Interface
REV. 0
AD9396 AD-AD9396_15 Datasheet
842Kb / 48P
   Analog/DVI Dual-Display Interface
REV. 0
More results

Description similaire - AD9393BBCZRL-80

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9381 AD-AD9381 Datasheet
747Kb / 44P
   HDMI Display Interface
REV. 0
AD9398 AD-AD9398_15 Datasheet
886Kb / 44P
   HDMI Display Interface
REV. 0
AD9381 AD-AD9381_15 Datasheet
747Kb / 44P
   HDMI Display Interface
REV. 0
AD9398 AD-AD9398 Datasheet
886Kb / 44P
   HDMI??Display Interface
REV. 0
AD9380 AD-AD9380 Datasheet
1Mb / 60P
   Analog/HDMI Dual-Display Interface
REV. 0
AD9380 AD-AD9380_15 Datasheet
1Mb / 60P
   Analog/HDMI Dual-Display Interface
REV. 0
AD9880 AD-AD9880 Datasheet
1Mb / 64P
   Analog/HDMI Dual Display Interface
REV. 0
ADV7613 AD-ADV7613_17 Datasheet
301Kb / 13P
   Low Power HDMI to LVDS Display Bridge
logo
List of Unclassifed Man...
41727001X2X-3 ETC2-41727001X2X-3 Datasheet
673Kb / 37P
   PC, HDMI, DISPLAY PORT INTERFACE CONTROLLER FOR TFT PANEL
logo
Digital View Ltd
ALR-1920 DIGITALVIEW-ALR-1920 Datasheet
1Mb / 36P
   PC, HDMI, DISPLAY PORT INTERFACE CONTROLLER FOR TFT PANEL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com