Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD9572ACPZLVD Fiches technique(PDF) 4 Page - Analog Devices

No de pièce AD9572ACPZLVD
Description  Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD9572ACPZLVD Fiches technique(HTML) 4 Page - Analog Devices

  AD9572ACPZLVD Datasheet HTML 1Page - Analog Devices AD9572ACPZLVD Datasheet HTML 2Page - Analog Devices AD9572ACPZLVD Datasheet HTML 3Page - Analog Devices AD9572ACPZLVD Datasheet HTML 4Page - Analog Devices AD9572ACPZLVD Datasheet HTML 5Page - Analog Devices AD9572ACPZLVD Datasheet HTML 6Page - Analog Devices AD9572ACPZLVD Datasheet HTML 7Page - Analog Devices AD9572ACPZLVD Datasheet HTML 8Page - Analog Devices AD9572ACPZLVD Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
AD9572
Rev. 0 | Page 4 of 20
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
PLL Noise (125 MHz LVPECL Output)
@ 1 kHz
−122
dBc/Hz
33.33 MHz output disabled
@ 10 kHz
−127
dBc/Hz
33.33 MHz output disabled
@ 100 kHz
−128
dBc/Hz
33.33 MHz output disabled
@ 1 MHz
−148
dBc/Hz
33.33 MHz output disabled
@ 10 MHz
−152
dBc/Hz
33.33 MHz output disabled
@ 30 MHz
−153
dBc/Hz
33.33 MHz output disabled
PLL Noise (100 MHz LVPECL Output)
@ 1 kHz
−122
dBc/Hz
33.33 MHz output disabled
@ 10 kHz
−128
dBc/Hz
33.33 MHz output disabled
@ 100 kHz
−130
dBc/Hz
33.33 MHz output disabled
@ 1 MHz
−148
dBc/Hz
33.33 MHz output disabled
@ 10 MHz
−150
dBc/Hz
33.33 MHz output disabled
@ 30 MHz
−151
dBc/Hz
33.33 MHz output disabled
Phase Noise (33.33 MHz CMOS Output)
@ 1 kHz
−130
dBc/Hz
@ 10 kHz
−138
dBc/Hz
@ 100 kHz
−139
dBc/Hz
@ 1 MHz
−152
dBc/Hz
@ 5 MHz
−152
dBc/Hz
Phase Noise (25 MHz CMOS Output)
@ 1 kHz
−133
dBc/Hz
@ 10 kHz
−142
dBc/Hz
@ 100 kHz
−148
dBc/Hz
@ 1 MHz
−148
dBc/Hz
@ 5 MHz
−148
dBc/Hz
Spurious Content1
−70
dBc
Dominant amplitude with all outputs active
PLL Figures of Merit
−217.5
dBc/Hz
1 When the 33.33 MHz, 100 MHz, and 125 MHz clocks are enabled simultaneously, a worst-case −50 dBc spurious content might be presented on Pin 21 and Pin 22 only.
LVDS CLOCK OUTPUT JITTER
Typical (typ) is given for VS = 3.3 V, TA = 25°C, unless otherwise noted.
Table 2.
Jitter Integration
Bandwidth (Typ)
100 MHz
33M = Off/On
106.25 MHz
33M = Off/On
125 MHz
33M = Off/On
156.25 MHz
33M = Off/On
Unit
Test Conditions/Comments
12 kHz to 20 MHz
508/490
402/440
418/883
417/423
fS rms
LVDS output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 2 × 106.25 MHz
1.875 MHz to
20 MHz
178/185
fS rms
LVDS output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 2 × 106.25 MHz
637 kHz to 10 MHz
167/217
fS rms
LVDS output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 2 × 106.25 MHz
200 kHz to 10 MHz
316/308
253/776
fS rms
LVDS output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 2 × 106.25 MHz
12 kHz to 35 MHz
500 (off only)
fS rms
LVDS output frequency combinations
are 1 × 156.25 MHz, 2 × 125 MHz, 2 ×
106.25 MHz


Numéro de pièce similaire - AD9572ACPZLVD

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9571 AD-AD9571 Datasheet
367Kb / 20P
   Ethernet Clock Generator, 10 Clock Outputs
REV. 0
AD9573 AD-AD9573 Datasheet
297Kb / 12P
   PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs
REV. 0
AD9573-EVALZ AD-AD9573-EVALZ Datasheet
297Kb / 12P
   PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs
REV. 0
AD9573ARUZ AD-AD9573ARUZ Datasheet
297Kb / 12P
   PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs
REV. 0
AD9574 AD-AD9574 Datasheet
873Kb / 35P
   Ethernet/Gigabit Ethernet Clock Generator
More results

Description similaire - AD9572ACPZLVD

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9573 AD-AD9573 Datasheet
297Kb / 12P
   PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs
REV. 0
AD9510 AD-AD9510_15 Datasheet
886Kb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
REV. B
AD9511 AD-AD9511_15 Datasheet
1Mb / 60P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
REV. A
AD9510 AD-AD9510_16 Datasheet
1Mb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
AD9510 AD-AD9510 Datasheet
597Kb / 60P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
REV. A
AD9511 AD-AD9511 Datasheet
1Mb / 60P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
REV. A
AD9571 AD-AD9571 Datasheet
367Kb / 20P
   Ethernet Clock Generator, 10 Clock Outputs
REV. 0
logo
List of Unclassifed Man...
FS6282 ETC1-FS6282 Datasheet
51Kb / 5P
   DUAL PLL CLOCK GENERATOR IC
FS6217-01 ETC-FS6217-01 Datasheet
18Kb / 1P
   DUAL PLL CLOCK GENERATOR IC
FS6284 ETC2-FS6284 Datasheet
58Kb / 4P
   Dual PLL Clock Generator IC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com