Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CS2000-OTP Fiches technique(PDF) 2 Page - Cirrus Logic

No de pièce CS2000-OTP
Description  Fractional-N Clock Synthesizer & Clock Multiplier
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  CIRRUS [Cirrus Logic]
Site Internet  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS2000-OTP Fiches technique(HTML) 2 Page - Cirrus Logic

  CS2000-OTP_09 Datasheet HTML 1Page - Cirrus Logic CS2000-OTP_09 Datasheet HTML 2Page - Cirrus Logic CS2000-OTP_09 Datasheet HTML 3Page - Cirrus Logic CS2000-OTP_09 Datasheet HTML 4Page - Cirrus Logic CS2000-OTP_09 Datasheet HTML 5Page - Cirrus Logic CS2000-OTP_09 Datasheet HTML 6Page - Cirrus Logic CS2000-OTP_09 Datasheet HTML 7Page - Cirrus Logic CS2000-OTP_09 Datasheet HTML 8Page - Cirrus Logic CS2000-OTP_09 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 30 page
background image
CS2000-OTP
DS758F1
2
TABLE OF CONTENTS
1. PIN DESCRIPTION ................................................................................................................................. 4
2. TYPICAL CONNECTION DIAGRAM ..................................................................................................... 5
3. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 6
RECOMMENDED OPERATING CONDITIONS .................................................................................... 6
ABSOLUTE MAXIMUM RATINGS ........................................................................................................ 6
DC ELECTRICAL CHARACTERISTICS ................................................................................................ 6
AC ELECTRICAL CHARACTERISTICS ................................................................................................ 7
PLL PERFORMANCE PLOTS ............................................................................................................... 8
4. ARCHITECTURE OVERVIEW ............................................................................................................... 9
4.1 Delta-Sigma Fractional-N Frequency Synthesizer ........................................................................... 9
4.2 Hybrid Analog-Digital Phase Locked Loop ...................................................................................... 9
4.2.1 Fractional-N Source Selection for the Frequency Synthesizer .............................................. 10
5. APPLICATIONS ................................................................................................................................... 11
5.1 One Time Programmability ............................................................................................................ 11
5.2 Timing Reference Clock Input ........................................................................................................ 11
5.2.1 Internal Timing Reference Clock Divider ............................................................................... 11
5.2.2 Crystal Connections (XTI and XTO) ...................................................................................... 12
5.2.3 External Reference Clock (REF_CLK) .................................................................................. 12
5.3 Frequency Reference Clock Input, CLK_IN ................................................................................... 12
5.3.1 Adjusting the Minimum Loop Bandwidth for CLK_IN ............................................................ 13
5.4 Output to Input Frequency Ratio Configuration ............................................................................. 14
5.4.1 User Defined Ratio (RUD), Frequency Synthesizer Mode .................................................... 14
5.4.2 User Defined Ratio (RUD), Hybrid PLL Mode ....................................................................... 14
5.4.3 Ratio Modifier (R-Mod) .......................................................................................................... 15
5.4.4 Effective Ratio (REFF) .......................................................................................................... 15
5.4.5 Fractional-N Source Selection ............................................................................................... 15
5.4.5.1 Manual Fractional-N Source Selection for the Frequency Synthesizer ..................... 16
5.4.5.2 Automatic Fractional-N Source Selection for the Frequency Synthesizer ................. 16
5.4.6 Ratio Configuration Summary ............................................................................................... 17
5.5 PLL Clock Output ........................................................................................................................... 18
5.6 Auxiliary Output .............................................................................................................................. 18
5.7 Mode Pin Functionality ................................................................................................................... 19
5.7.1 M1 and M0 Mode Pin Functionality ....................................................................................... 19
5.7.2 M2 Mode Pin Functionality .................................................................................................... 19
5.7.2.1 M2 Configured as Output Disable .............................................................................. 19
5.7.2.2 M2 Configured as R-Mod Enable .............................................................................. 19
5.7.2.3 M2 Configured as Auto Fractional-N Source Selection Disable ................................ 20
5.7.2.4 M2 Configured as Fractional-N Source Select .......................................................... 20
5.7.2.5 M2 Configured as AuxOutSrc Override ..................................................................... 20
5.8 Clock Output Stability Considerations ............................................................................................ 20
5.8.1 Output Switching ................................................................................................................... 20
5.8.2 PLL Unlock Conditions .......................................................................................................... 21
5.9 Required Power Up Sequencing for Programmed Devices ........................................................... 21
6. PARAMETER DESCRIPTIONS ........................................................................................................... 22
6.1 Modal Configuration Sets ............................................................................................................... 22
6.1.1 R-Mod Selection (RModSel[1:0]) ...........................................................................................22
6.1.2 Auxiliary Output Source Selection (AuxOutSrc[1:0]) ............................................................. 23
6.1.3 Lock Clock Ratio (LockClk[1:0]) ............................................................................................ 23
6.1.4 Fractional-N Source for Frequency Synthesizer (FracNSrc) ................................................. 23
6.2 Ratio 0 - 3 ...................................................................................................................................... 23
6.3 Global Configuration Parameters ................................................................................................... 24
6.3.1 AUX PLL Lock Output Configuration (AuxLockCfg) .............................................................. 24


Numéro de pièce similaire - CS2000-OTP_09

FabricantNo de pièceFiches techniqueDescription
logo
Cirrus Logic
CS2000-OTP CIRRUS-CS2000-OTP Datasheet
596Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
More results

Description similaire - CS2000-OTP_09

FabricantNo de pièceFiches techniqueDescription
logo
Cirrus Logic
CS2000-CP CIRRUS-CS2000-CP_15 Datasheet
1Mb / 37P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP_09 Datasheet
301Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP CIRRUS-CS2000-OTP Datasheet
596Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP Datasheet
447Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP_09 Datasheet
278Kb / 32P
   Fractional-N Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP Datasheet
412Kb / 32P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP_09 Datasheet
233Kb / 26P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP Datasheet
542Kb / 28P
   Fractional-N Clock Multiplier
CS2300-CP CIRRUS-CS2300-CP_09 Datasheet
257Kb / 32P
   Fractional-N Clock Multiplier with Internal LCO
CS2300-OTP CIRRUS-CS2300-OTP Datasheet
403Kb / 28P
   Fractional-N Clock Multiplier with Internal LCO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com