Moteur de recherche de fiches techniques de composants électroniques |
|
UC2848 Fiches technique(PDF) 4 Page - Texas Instruments |
|
UC2848 Fiches technique(HTML) 4 Page - Texas Instruments |
4 / 9 page 4 UC1848 UC2848 UC3848 Figure 1: Under voltage lockout. UDG-93004 Figure 2: Oscillator frequency. 10 100 1000 10000 10 100 1000 10000 C (pF) Oscillator Frequency as a Function of CT Frequency Decrease as a Function of RT RT = Open UDG-93006 UDG-93005 When both the UV and VCC comparators are high, the internal bias circuitry for the rest of the chip is activated. The CDC pin (see discussion on Maximum Duty Cycle Control and Soft Start) and the Output are held low until VREF exceeds the 4.5V threshold of the VREF com- parator. When VREF is good, control of the output driver is transferred to the PWM circuitry and CDC is allowed to charge. If any of the three UVLO comparators go low, the UVLO latch is set, the output is held low, and CDC is dis- charged. This state will be maintained until all three com- parators are high and the CDC pin is fully discharged. APPLICATION INFORMATION (cont.) |
Numéro de pièce similaire - UC2848 |
|
Description similaire - UC2848 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |