Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SN74BCT8373ANT Fiches technique(PDF) 6 Page - Texas Instruments

No de pièce SN74BCT8373ANT
Description  SCAN TEST DEVICES WITH OCTAL D-TYPE LATCHES
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

SN74BCT8373ANT Fiches technique(HTML) 6 Page - Texas Instruments

Back Button SN74BCT8373ANT Datasheet HTML 2Page - Texas Instruments SN74BCT8373ANT Datasheet HTML 3Page - Texas Instruments SN74BCT8373ANT Datasheet HTML 4Page - Texas Instruments SN74BCT8373ANT Datasheet HTML 5Page - Texas Instruments SN74BCT8373ANT Datasheet HTML 6Page - Texas Instruments SN74BCT8373ANT Datasheet HTML 7Page - Texas Instruments SN74BCT8373ANT Datasheet HTML 8Page - Texas Instruments SN74BCT8373ANT Datasheet HTML 9Page - Texas Instruments SN74BCT8373ANT Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 26 page
background image
SN54BCT8373A, SN74BCT8373A
SCAN TEST DEVICES
WITH OCTAL D-TYPE LATCHES
SCBS044F – JUNE 1990 – REVISED JULY 1996
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
state diagram description
The TAP controller is a synchronous finite state machine that provides test control signals throughout the device.
The state diagram shown in Figure 1 is in accordance with IEEE Standard 1149.1-1990. The TAP controller
proceeds through its states based on the level of TMS at the rising edge of TCK.
As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in
the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive
TCK cycles. Any state that does not meet this criterion is an unstable state.
There are two main paths though the state diagram: one to access and control the selected data register and
one to access and control the instruction register. Only one register can be accessed at a time.
Test-Logic-Reset
The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset
and is disabled so that the normal logic function of the device is performed. The instruction register is reset to
an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data
registers also can be reset to their power-up values.
The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more
than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left
unconnected or if a board defect causes is to be open circuited.
For the
′BCT8373A, the instruction register is reset to the binary value 11111111, which selects the BYPASS
instruction. The boundary-control register is reset to the binary value 10, which selects the PSA test operation.
Run-Test / Idle
The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test
operations. The Run-Test/Idle state also can be entered, following data-register or instruction-register scans.
Run-Test/Idle is a stable state in which the test logic may be actively running a test or may be idle.
The test operations selected by the boundary-control register are performed while the TAP controller is in the
Run-Test/Idle state.
Select-DR-Scan, Select-lR-Scan
No specific function is performed in the Select-DR-Scan and Select-lR-Scan states, and the TAP controller exits
either of these states on the next TCK cycle. These states allow the selection of either data-register scan or
instruction-register scan.
Capture-DR
When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the
Capture-DR state, the selected data register may capture a data value, as specified by the current instruction.
Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR
state.
Shift-DR
Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO and, on the
first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic
level present in the least-significant bit of the selected data register.
While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle.
The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during
the TCK cycle, in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR).
The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.


Numéro de pièce similaire - SN74BCT8373ANT

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74BCT8373 TI1-SN74BCT8373 Datasheet
293Kb / 21P
[Old version datasheet]   SCAN TEST DEVICE WITH OCTAL D-TYPE LATCHES
SN74BCT8373DW TI1-SN74BCT8373DW Datasheet
293Kb / 21P
[Old version datasheet]   SCAN TEST DEVICE WITH OCTAL D-TYPE LATCHES
SN74BCT8373DWR TI1-SN74BCT8373DWR Datasheet
293Kb / 21P
[Old version datasheet]   SCAN TEST DEVICE WITH OCTAL D-TYPE LATCHES
SN74BCT8373NT TI1-SN74BCT8373NT Datasheet
293Kb / 21P
[Old version datasheet]   SCAN TEST DEVICE WITH OCTAL D-TYPE LATCHES
More results

Description similaire - SN74BCT8373ANT

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74BCT8373 TI1-SN74BCT8373 Datasheet
293Kb / 21P
[Old version datasheet]   SCAN TEST DEVICE WITH OCTAL D-TYPE LATCHES
SN54BCT8244A TI-SN54BCT8244A Datasheet
472Kb / 26P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUFFERS
SN54BCT8244A TI-SN54BCT8244A_07 Datasheet
612Kb / 28P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUFFERS
SN54BCT8244A TI-SN54BCT8244A_08 Datasheet
642Kb / 28P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUFFERS
SN54BCT8374A TI-SN54BCT8374A Datasheet
474Kb / 26P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SN54BCT8374A TI-SN54BCT8374A_08 Datasheet
644Kb / 28P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SN54BCT8245A TI-SN54BCT8245A Datasheet
309Kb / 22P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54BCT8240A TI-SN54BCT8240A Datasheet
473Kb / 26P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL INVERTING BUFFERS
SN54ABT8245 TI-SN54ABT8245_07 Datasheet
635Kb / 30P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54BCT8245A TI-SN54BCT8245A_08 Datasheet
658Kb / 29P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com