Moteur de recherche de fiches techniques de composants électroniques |
|
CS2300-CP-CZZ Fiches technique(PDF) 9 Page - Cirrus Logic |
|
CS2300-CP-CZZ Fiches technique(HTML) 9 Page - Cirrus Logic |
9 / 32 page CS2300-CP DS843PP1 9 CONTROL PORT SWITCHING CHARACTERISTICS - SPI FORMAT Inputs: Logic 0 = GND; Logic 1 = VD; CL =20pF. Notes: 10. tspi is only needed before first falling edge of CS after power is applied. tspi = 0 at all other times. 11. Data must be held for sufficient time to bridge the transition time of CCLK. 12. For fcclk < 1 MHz. Parameter Symbol Min Max Unit CCLK Clock Frequency fccllk -6 MHz CCLK Edge to CS Falling (Note 10)tspi 500 - ns CS High Time Between Transmissions tcsh 1.0 - µs CS Falling to CCLK Edge tcss 20 - ns CCLK Low Time tscl 66 - ns CCLK High Time tsch 66 - ns CDIN to CCLK Rising Setup Time tdsu 40 - ns CCLK Rising to DATA Hold Time (Note 11)tdh 15 - ns Rise Time of CCLK and CDIN (Note 12)tr2 - 100 ns Fall Time of CCLK and CDIN (Note 12)tf2 - 100 ns Delay from Supply Voltage Stable to Control Port Ready tdpor 100 - µs t r2 t f2 t dsu t dh t sch t scl CS CCLK CDIN t css t csh t spi tdpor VD Figure 3. Control Port Timing - SPI Format (Write Only) |
Numéro de pièce similaire - CS2300-CP-CZZ |
|
Description similaire - CS2300-CP-CZZ |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |