Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD9520-5BCPZ Fiches technique(PDF) 2 Page - Analog Devices

No de pièce AD9520-5BCPZ
Description  12 LVPECL/24 CMOS Output Clock Generator
Download  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD9520-5BCPZ Fiches technique(HTML) 2 Page - Analog Devices

  AD9520-5BCPZ Datasheet HTML 1Page - Analog Devices AD9520-5BCPZ Datasheet HTML 2Page - Analog Devices AD9520-5BCPZ Datasheet HTML 3Page - Analog Devices AD9520-5BCPZ Datasheet HTML 4Page - Analog Devices AD9520-5BCPZ Datasheet HTML 5Page - Analog Devices AD9520-5BCPZ Datasheet HTML 6Page - Analog Devices AD9520-5BCPZ Datasheet HTML 7Page - Analog Devices AD9520-5BCPZ Datasheet HTML 8Page - Analog Devices AD9520-5BCPZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 80 page
background image
AD9520-5
Rev. 0 | Page 2 of 80
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 3
Specifications..................................................................................... 4
Power Supply Requirements ....................................................... 4
PLL Characteristics ...................................................................... 4
Clock Inputs .................................................................................. 7
Clock Outputs ............................................................................... 7
Timing Characteristics ................................................................ 8
Timing Diagrams ..................................................................... 9
Clock Output Additive Phase Noise
(Distribution Only; VCO Divider Not Used)......................... 10
Clock Output Absolute Time Jitter
(Clock Generation Using External VCXO) ............................ 11
Clock Output Additive Time Jitter
(VCO Divider Not Used) .......................................................... 11
Clock Output Additive Time Jitter (VCO Divider Used) ..... 12
Serial Control Port—SPI Mode ................................................ 12
Serial Control Port—I2C Mode ................................................ 13
PD, SYNC, and RESET Pins ..................................................... 14
Serial Port Setup Pins: SP1, SP0 ............................................... 14
LD, STATUS, and REFMON Pins............................................ 14
Power Dissipation....................................................................... 15
Absolute Maximum Ratings.......................................................... 16
Thermal Resistance .................................................................... 16
ESD Caution................................................................................ 16
Pin Configuration and Function Descriptions........................... 17
Typical Performance Characteristics ........................................... 20
Terminology .................................................................................... 24
Detailed Block Diagram ................................................................ 25
Theory of Operation ...................................................................... 26
Operational Configurations...................................................... 26
Mode 1: Clock Distribution or
External VCO < 1600 MHz .................................................. 26
Mode 2: High Frequency Clock Distribution—
CLK or External VCO > 1600 MHz .................................... 28
Phase-Locked Loop (PLL) .................................................... 30
Configuration of the PLL ...................................................... 30
Phase Frequency Detector (PFD) ........................................ 30
Charge Pump (CP)................................................................. 30
PLL External Loop Filter....................................................... 31
PLL Reference Inputs............................................................. 31
Reference Switchover............................................................. 31
Reference Divider R............................................................... 32
VCO/VCXO Feedback Divider N: P, A, B, R ..................... 32
Digital Lock Detect (DLD) ................................................... 33
Analog Lock Detect (ALD)................................................... 34
Current Source Digital Lock Detect (CSDLD) .................. 34
External VCXO/VCO Clock Input (CLK/CLK) ................ 34
Holdover.................................................................................. 34
External/Manual Holdover Mode........................................ 35
Automatic/Internal Holdover Mode.................................... 35
Frequency Status Monitors ................................................... 37
Zero Delay Operation................................................................ 38
Clock Distribution ..................................................................... 39
Operation Modes ................................................................... 39
CLK Direct-to-LVPECL Outputs......................................... 39
Clock Frequency Division..................................................... 40
VCO Divider........................................................................... 40
Channel Dividers ................................................................... 40
Synchronizing the Outputs—SYNC Function ................... 42
LVPECL Output Drivers ....................................................... 43
CMOS Output Drivers .......................................................... 44
Reset Modes ................................................................................ 44
Power-On Reset...................................................................... 44
Hardware Reset via the RESET Pin ..................................... 44
Soft Reset via the Serial Port................................................. 44
Soft Reset to Settings in EEPROM when
EEPROM Pin = 0 via the Serial Port..................................... 44
Power-Down Modes .................................................................. 44
Chip Power-Down via PD .................................................... 44
PLL Power-Down................................................................... 45
Distribution Power-Down .................................................... 45
Individual Clock Output Power-Down............................... 45
Individual Clock Channel Power-Down............................. 45


Numéro de pièce similaire - AD9520-5BCPZ

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9520-5BCPZ AD-AD9520-5BCPZ Datasheet
1Mb / 74P
   12 LVPECL/24 CMOS Output Clock Generator
AD9520-5BCPZ-REEL7 AD-AD9520-5BCPZ-REEL7 Datasheet
1Mb / 74P
   12 LVPECL/24 CMOS Output Clock Generator
More results

Description similaire - AD9520-5BCPZ

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9520-1 AD-AD9520-1_16 Datasheet
1Mb / 80P
   12 LVPECL/24 CMOS Output Clock Generator
AD9520-0 AD-AD9520-0_16 Datasheet
1Mb / 80P
   12 LVPECL/24 CMOS Output Clock Generator
AD9520-2 AD-AD9520-2_16 Datasheet
1Mb / 80P
   12 LVPECL/24 CMOS Output Clock Generator
AD9520-4 AD-AD9520-4_16 Datasheet
1Mb / 80P
   12 LVPECL/24 CMOS Output Clock Generator
AD9520-3 AD-AD9520-3_16 Datasheet
1Mb / 80P
   12 LVPECL/24 CMOS Output Clock Generator
AD9520-5 AD-AD9520-5_16 Datasheet
1Mb / 74P
   12 LVPECL/24 CMOS Output Clock Generator
AD9522-5 AD-AD9522-5_15 Datasheet
1Mb / 74P
   12 LVDS/24 CMOS Output Clock Generator
AD9522-5 AD-AD9522-5 Datasheet
1Mb / 76P
   12 LVDS/24 CMOS Output Clock Generator
REV. 0
AD9522-0 AD-AD9522-0_15 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator
AD9520-4 AD-AD9520-4 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com