Moteur de recherche de fiches techniques de composants électroniques |
|
STPIC44L02 Fiches technique(PDF) 4 Page - STMicroelectronics |
|
STPIC44L02 Fiches technique(HTML) 4 Page - STMicroelectronics |
4 / 21 page STPIC44L02 4/21 PIN DESCRIPTION PIN No SYMBOL I/O NAME AND FUNCTION 1FLT I Fault Flag. FLT is a logic level open-drain output that provides a real time fault flag for shorted-load, open-load, over-battery voltage, under-battery voltage faults. The device can be ORed with FLT terminals on other devices for interrupt handling. FLT requires an external pull-up resistor. 2 VCOMPEN I Fault reference voltage select. VCOMPEN selects the internally generated fault reference voltage (0) or an external fault reference (1) to be used in the shorted and open load fault detection circuitry. 3 VCOMP I Fault reference voltage. VCOMP provides an external fault reference voltage for the shorted-load and open load fault detection circuitry. 4 5 6 7 IN0 IN1 IN2 IN3 I Parallel gate driver. IN0 trough In3 are real-time controls for the gate pre drive circuitry. They are CMOS compatible with hysteresis. 8CS I Chip select. A high to low transition on CS enables SDO, latches fault data into the serial interface, and refreshes FLT. When CS is high, the fault register can change fault status. On the falling edge of CS, fault data is latched into the serial output register and transferred using SDO and SCLK. On a low to high transition of CS, serial data is latched in to the output control register. 9 SDO O Serial data output. SDO is a 3-state output that transfers fault data to the controlling device. It also passes serial input data to the next stage for cascaded operation. SDO is taken to a high-impedance state when CS is in a high state. 10 SDI I Serial data input. Output control data is clocked into the serial register through SDI. A 1 on SDI commands a particular gate output on and a 0 turns it off. 11 SCLK I Serial clock. SCLK clocks the shift register. Serial data is clocked into SDI and serial fault data is clocked out of SDO on the falling edge of the serial clock. 12 VCC I Logic Supply Voltage 13 GND I Ground 14 16 19 21 DRAIN0 DRAIN1 DRAIN2 DRAIN3 I FET drain inputs. DRAIN0 through DRAIN3 are used for both open load and short circuit fault detection at the drain of the external FETs. They are also used for inductive transient protection. 15 17 18 20 GATE0 GATE1 GATE2 GATE3 O Gate drive output. GATE0 through GATE3 outputs are derived from the VBAT supply voltage. Internal clamps prevent voltages on these nodes from exceeding the VGS rating of most FETs. 22 RESET I Reset. A high-to low transition of RESET clears all registers and flags. Gate outputs turn off and the FLT flag is cleared. 23 NC Not Connected 24 VBAT I Battery Supply Voltage |
Numéro de pièce similaire - STPIC44L02 |
|
Description similaire - STPIC44L02 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |