Moteur de recherche de fiches techniques de composants électroniques |
|
LC4032ZE4TN144C Fiches technique(PDF) 7 Page - Lattice Semiconductor |
|
LC4032ZE4TN144C Fiches technique(HTML) 7 Page - Lattice Semiconductor |
7 / 54 page Lattice Semiconductor ispMACH 4000ZE Family Data Sheet 7 • Block CLK2 • Block CLK3 • PT Clock • PT Clock Inverted • Shared PT Clock • Ground Clock Enable Multiplexer Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the fol- lowing four sources: • PT Initialization/CE • PT Initialization/CE Inverted • Shared PT Clock • Logic High Initialization Control The ispMACH 4000ZE family architecture accommodates both block-level and macrocell-level set and reset capa- bility. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macro- cell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, pro- viding flexibility. Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power- up. To guarantee initialization values, the VCC rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed. GLB Clock Generator Each ispMACH 4000ZE device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock sig- nals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals. Figure 6. GLB Clock Generator CLK0 CLK1 CLK2 CLK3 Block CLK0 Block CLK1 Block CLK2 Block CLK3 |
Numéro de pièce similaire - LC4032ZE4TN144C |
|
Description similaire - LC4032ZE4TN144C |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |