Moteur de recherche de fiches techniques de composants électroniques |
|
STE100P Fiches technique(PDF) 5 Page - STMicroelectronics |
|
STE100P Fiches technique(HTML) 5 Page - STMicroelectronics |
5 / 29 page 5/29 STE100P 37-33 LED/PAD Pins I/O Pins 33-37 are multifunction pins used as LED outputs and PHY Address sensing inputs for multiple PHY applications. PHY address sensing is achieved by strapping a pull-up/pull-down resistor (typically 10 k Ω) to this pin as required. The active state of each LED output driver is dependent on the logic level sampled by the corresponding PHY address input upon power-up/reset. If a given PAD input is resistively pulled low, the corresponding LED output will be configured as an active high driver. Conversely, if a given PAD input is resistively pulled high then the corresponding LED output will be configured as an active low driver. These outputs are standard CMOS voltage drivers and not open-drain. 37 LED10/ PAD[4] I/O LED display for 10Ms/s link status. This pin will be driven on continually when 10Mb/s network operating speed is detected. The pull-up/pull-down status of this pin is latched into the PR20 bit 7 during power up/reset. 36 LEDTR/ PAD[3] LED display for Tx/Rx Activity status. This pin will be driven on with 10 Hz blinking frequency when either effective receiving or transmitting is detected. The status of this pin is latched into the PR20 bit 6 during power up/reset. 35 LEDL /PAD[2] I/O LED display for Link Status. This pin will be driven on continually when a good Link test is detected. The status of this pin is latched into the PR20 bit 5 during power up/reset. 34 LEDC / PAD[1] I/O LED display for Full Duplex or Collision status. This pin will be driven on continually when a full duplex configuration is detected. This pin will be driven on with 20 Hz blinking frequency when a collision status is detected in the half duplex configuration. The status of this pin is latched into the PR20 bit 4 during power up/reset. 33 LEDS / PAD[0] I/O LED display for 100Ms/s link status. This pin will be driven on continually when 100Mb/s network operating speed is detected. The status of this pin is latched into the PR20 bit 3 during power up/reset. 31 CFG0 I Configuration Control 0. When A/N is enabled, CFG0 determines operating mode advertisement capabilities in combination with CFG1 when MF0/ PR0:12 =1. (See Table 2) When A/N is disabled, CFG1 disables MLT3 and directly affects PR19:0 When CFG0 is Low, MLT3 encoder/decoder is enabled and PR19:1 =0. When CFG0 is High, MLT3 encoder/decoder is bypassed and PR19:1 = 1. 32 CFG1 I Configuration Control 1. When A/N is enabled, CFG1 determines operating mode advertisement capabilities in combination with CFG1 when MF0/ PR0:12 =1. (See Table 2) When A/N is disabled, CFG1 enables Loopback mode and directly affects PR0 bit 14. When CFG1 is Low, Loopback mode is disabled and PR0:14 = 0. When CFG1 is High, Loopback mode is enabled and PR0:14 = 1. Pin No. Name Type Description 29 RESET I Reset (Active-Low). This input must be held low for a minimum of 1 ms to reset the STE100P. During Power-up, the STE100P will be reset regardless of the state of this pin, and this reset will not be complete until after >1ms. 63 RIP O Reset In Progress. This output is used to indicate when the device has completed power-up/reset and the registers and functions can be accessed. When RIP is High, power-up/reset has been successful and the device can be used normally When RIP is Low, device reset is not complete. Table 1. Pin Description Pin No. Name Type Description |
Numéro de pièce similaire - STE100P |
|
Description similaire - STE100P |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |