Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ST14C02C-S21 Fiches technique(PDF) 6 Page - STMicroelectronics

No de pièce ST14C02C-S21
Description  Memory Card IC 2 Kbit 256 x 8 Serial I2C Bus EEPROM
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST14C02C-S21 Fiches technique(HTML) 6 Page - STMicroelectronics

Back Button ST14C02C-S21 Datasheet HTML 2Page - STMicroelectronics ST14C02C-S21 Datasheet HTML 3Page - STMicroelectronics ST14C02C-S21 Datasheet HTML 4Page - STMicroelectronics ST14C02C-S21 Datasheet HTML 5Page - STMicroelectronics ST14C02C-S21 Datasheet HTML 6Page - STMicroelectronics ST14C02C-S21 Datasheet HTML 7Page - STMicroelectronics ST14C02C-S21 Datasheet HTML 8Page - STMicroelectronics ST14C02C-S21 Datasheet HTML 9Page - STMicroelectronics ST14C02C-S21 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
ST14C02C
6/12
byte Write mode may modify data bytes in an ad-
jacent row. (Each row is 8 bytes long). However,
the Multibyte Write can properly write up to eight
consecutive bytes only if the first address is the
first address of the row (the seven following bytes
thereby being written to the seven following bytes
of this same row).
When not connected, the MODE pin is internally
pulled to “1” and the multibyte write option is se-
lected.
Page Write
For the Page Write mode, the MODE pin must be
held at VIL (as shown in Table 5). The Page Write
mode allows up to eight bytes to be written in a sin-
gle write cycle, provided that they are all located in
the same row. That is, the five most significant
memory address bits (A7-A3) must be the same.
The master sends between one and eight bytes of
data, each of which are acknowledged by the
memory. After each byte is transferred, the inter-
nal byte address counter is incremented (this han-
dles the three least significant address bits). Care
must be taken to avoid address counter ‘roll-over’,
as this could result in data being overwritten.
The transfer is terminated by the master generat-
ing a STOP condition. For any write mode, the
generation by the master of the STOP condition
starts the internal memory program cycle. All in-
puts are disabled until the completion of this cycle
and the memory will not respond to any request.
Minimizing System Delays by Polling On ACK
During the internal write cycle, the memory discon-
nects itself from the bus, and copies the data from
its internal latches to the memory cells. The maxi-
mum write time (tw) is indicated in Table 8, but the
typical time is shorter. To make use of this, an ACK
polling sequence can be used by the master.
The sequence, as shown in Figure 7, is as follows:
– Initial condition: a Write is in progress.
– Step 1: the master issues a START condition
followed by a device select byte (first byte of the
new instruction).
– Step 2: if the memory is busy with the internal
write cycle, no ACK will be returned and the
master goes back to Step 1. If the memory has
terminated the internal write cycle, it responds
with an ACK, indicating that the memory is
ready to receive the second part of the next in-
struction (the first byte of this instruction having
been sent during Step 1).
Read Operations
Read operations are independent of the state of
the MODE pin. On delivery, the memory content is
set at all “1’s” (FFh).
Current Address Read
The memory has an internal byte address counter.
Each time a byte is read, this counter is increment-
ed. For the Current Address Read mode, following
a START condition, the master sends a device se-
lect with the RW bit set to ‘1’. The memory device
acknowledges this, and outputs the byte ad-
dressed by the internal byte address counter, as
shown in Figure 9. The counter is then increment-
ed. The master must
not acknowledge the byte
output, and terminates the transfer with a STOP
condition.
Random Address Read
A dummy write is performed to load the address
into the address counter, as shown in Figure 6.
This is followed by another START condition from
the master and the device select is repeated with
the RW bit set to ‘1’. The memory device acknowl-
edges this, and outputs the byte addressed. The
master must
not acknowledge the byte output, and
terminates the transfer with a STOP condition.
Table 5. Operating Modes
Note: 1. X =
VIH or VIL.
Mode
RW bit
MODE 1
Bytes
Initial Sequence
Current Address Read
‘1’
X
1
START, Device Select, RW = ‘1’
Random Address Read
‘0’
X
START, Device Select, RW = ‘0’, Address
‘1’
X
1
reSTART, Device Select, RW = ‘1’
Sequential Read
‘1’
X
≥ 1
Similar to Current or Random Mode
Byte Write
‘0’
X
1
START, Device Select, RW = ‘0’
Multibyte Write
‘0’
VIH
≤ 4
START, Device Select, RW = ‘0’
Page Write
‘0’
VIL
≤ 8
START, Device Select, RW = ‘0’


Numéro de pièce similaire - ST14C02C-S21

FabricantNo de pièceFiches techniqueDescription
logo
STMicroelectronics
ST14C02C STMICROELECTRONICS-ST14C02C Datasheet
277Kb / 13P
   Memory Micromodules General Information for D1, D2 and C Packaging
More results

Description similaire - ST14C02C-S21

FabricantNo de pièceFiches techniqueDescription
logo
STMicroelectronics
M14256 STMICROELECTRONICS-M14256 Datasheet
111Kb / 12P
   Memory Card IC 256/128 Kbit Serial I짼C Bus EEPROM
M24256-DRMN6TP STMICROELECTRONICS-M24256-DRMN6TP Datasheet
415Kb / 40P
   256-Kbit serial I짼C bus EEPROM
M24256-BFMC6TG STMICROELECTRONICS-M24256-BFMC6TG Datasheet
716Kb / 39P
   256-Kbit serial I짼C bus EEPROM
M24256-BW STMICROELECTRONICS-M24256-BW_12 Datasheet
410Kb / 41P
   256-Kbit serial I짼C bus EEPROM
M24256-BFDW6TP STMICROELECTRONICS-M24256-BFDW6TP Datasheet
415Kb / 40P
   256-Kbit serial I짼C bus EEPROM
logo
Siemens Semiconductor G...
SDA2526-2 SIEMENS-SDA2526-2 Datasheet
1,019Kb / 12P
   NONVOLATILE MEMORY 2-Kbit EEPROM WITH I2C BUS
logo
STMicroelectronics
M24256E-F STMICROELECTRONICS-M24256E-F Datasheet
864Kb / 46P
   256-Kbit serial I2C bus EEPROM with configurable device address
August 2022 Rev 2
M24128-DFDW6TP STMICROELECTRONICS-M24128-DFDW6TP Datasheet
1Mb / 40P
   128-Kbit serial I2C bus EEPROM
M24C64-FMC6TG STMICROELECTRONICS-M24C64-FMC6TG Datasheet
465Kb / 42P
   64-Kbit serial I2C bus EEPROM
M24C16-W STMICROELECTRONICS-M24C16-W Datasheet
654Kb / 40P
   16-Kbit serial I2C bus EEPROM
Rev 11 - October 2020
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com