Moteur de recherche de fiches techniques de composants électroniques |
|
M41T256YMH7F Fiches technique(PDF) 8 Page - STMicroelectronics |
|
M41T256YMH7F Fiches technique(HTML) 8 Page - STMicroelectronics |
8 / 27 page M41T256Y 8/27 Figure 9. Bus Timing Requirements Sequence Table 2. AC Characteristics Note: 1. Valid for Ambient Operating Temperature: TA = –25 to 70°C; VCC = 4.5 to 5.5V (except where noted). 2. Transmitter must internally provide a hold time to bridge the undefined region (300ns max) of the falling edge of SCL. Symbol Parameter(1) Min Max Unit fSCL SCL Clock Frequency 0 400 kHz tBUF Time the bus must be free before a new transmission can start 1.3 µs tF SDA and SCL Fall Time 300 ns tHD:DAT Data Hold Time 0 µs tHD:STA START Condition Hold Time (after this period the first clock pulse is generated) 600 ns tHIGH Clock High Period 600 ns tLOW Clock Low Period 1.3 µs tR SDA and SCL Rise Time 300 ns tSU:DAT (2) Data Setup Time 100 ns tSU:STA START Condition Setup Time (only relevant for a repeated start condition) 600 ns tSU:STO STOP Condition Setup Time 600 ns AI00589 SDA P tSU:STO tSU:STA tHD:STA SR SCL tSU:DAT tF tHD:DAT tR tHIGH tLOW tHD:STA tBUF S P |
Numéro de pièce similaire - M41T256YMH7F |
|
Description similaire - M41T256YMH7F |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |