Moteur de recherche de fiches techniques de composants électroniques |
|
SL23EP05SC-1H Fiches technique(PDF) 1 Page - SpectraLinear Inc |
|
SL23EP05SC-1H Fiches technique(HTML) 1 Page - SpectraLinear Inc |
1 / 11 page Rev 1.0, May 21, 2007 Page 1 of 11 2200 Laurelwood Road, Santa Clara, CA 95054 Tel: (408) 855-0555 Fax: (408) 855-0550 www.SpectraLinear.com SL23EP05 Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB) Key Features 10 to 220 MHz operating frequency range Low output clock jitter: 20 ps-typ cycle-to-cycle jitter 15 ps-typ period jitter Low output-to-output skew: 30 ps-typ Low product-to-product skew: 60 ps-typ Wide 2.5 V to 3.3 V power supply range Low power dissipation: 16 mA-max at 66 MHz and VDD=3.3 V 14 mA-max at 66 MHz and VDD=2.5V One input drives 5 outputs organized as 4+1 SpreadThru™ PLL that allows use of SSCG Standard and High-Drive options Available in 150 mil 8-pin SOIC package Available in Commercial and Industrial grades Applications Printers and MFPs Digital Copiers PCs and Work Stations Routers, Switchers and Servers Digital Embeded Systems Description The SL23EP05 is a low skew, low jitter and low power Zero Delay Buffer (ZDB) designed to produce up to five (5) clock outputs from one (1) reference input clock for high speed clock distribution applications. The product has an on-chip PLL which locks to the input clock at CLKIN and receives its feedback internally from the CLKOUT pin. The SL23EP05 is available with two (2) drive strength versions called -1 and -1H. The -1 is the standard-drive version and -1H is the high-drive version. The SL23EP05 high-drive version operates up to 220MHz and 200MHz at 3.3V and 2.5V power supplies respectively. The standard drive version -1 operates up to 167MHz and 133MHz at 3.3V and 2.5V respectively. The SL23EP05 enter into Power Down (PD) mode if the input at CLKIN is less then 2.0MHz or there is no rising edge. In this state all five (5) outputs are tri-stated and the PLL is turned off leading to less than 10 A of power supply current draw. Benefits Up to five (5) distribution of input clock Standard and High-Dirive levels to control impedance level, frequency range and EMI Low power dissipation, jitter and skew Low cost Block Diagram |
Numéro de pièce similaire - SL23EP05SC-1H |
|
Description similaire - SL23EP05SC-1H |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |