Moteur de recherche de fiches techniques de composants électroniques |
|
HCF40100BC1 Fiches technique(PDF) 1 Page - STMicroelectronics |
|
HCF40100BC1 Fiches technique(HTML) 1 Page - STMicroelectronics |
1 / 13 page HCC/HCF40100B 32-STAGE STATIC LEFT/RIGHT SHIFT REGISTER DESCRIPTION . FULLY STATIC OPERATION . SHIFT LEFT/SHIFT RIGHT CAPABILITY . MULTIPLE PACKAGE CASCADING . RECIRCULATE CAPABILITY . LIFO OR FIFO CAPABILITY . STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS . QUIESCENT CURRENT SPECIFIED AT 20V FOR HCC DEVICE . 5V, 10V, AND 15V PARAMETRIC RATINGS . INPUT CURRENT OF 100nA AT 18V AND 25 °C FOR HCC DEVICE . 100% TESTED FOR QUIESCENT CURRENT . MEETS ALL REQUIREMENTS OF JEDEC TEN- TATIVE STANDARD N o. 13A, ”STANDARD SPECIFICATIONS FOR DESCRIPTION OF ”B” SERIES CMOS DEVICES” June 1989 The HCC40100B (extended temperature range) and HCF40100B (intermediate temperature range) are monolithic integrated circuits, available in 16- lead dual in-line plastic or ceramic package and plastic micro package. The HCC/HCF40100B is a 32-stage shift register containing 32 D-type master- slave flip-flops. The data present at the SHIFT- RIGHT INPUT is transferred into the first register stage synchronously with the positive CLOCK edge, provided the LEFT/RIGHT CONTROL is at a low level, the RECIRCULATE CONTROL is at a high level, and the CLOCK INHIBIT is low. If the LEFT/RIGHT CONTROL is at a high level and the RECIRCULATE CONTROL is also high, data at the SHIFT-LEFT INPUT is transferred into the 32nd reg- ister stage synchronously with the positive CLOCK transition, provided the CLOCK INHIBIT is low. The state of the LEFT/RIGHT CONTROL, RECIRCU- LATE CONTROL, and CLOCK INHIBIT should not be changed when the CLOCK is high. Data is shifted one stage left or one stage right depending on the state of the LEFT/RIGHT CONTROL, synchron- ously with the positive CLOCK edge. Data clocked into the first or 32nd register states is available at the SHIFT-LEFT or SHIFT-RIGHT OUTPUT respec- tively, on the next negative CLOCK transition (see Data Transfer Table). No shifting occurs on the posi- tive CLOCK edge if the CLOCK INHIBIT line is at a high level. With the RECIRCULATE CONTROL low, EY (Plastic Package) C1 (Plastic Chip Carrier) ORDER CODES : HCC40100BF HCF40100BM1 HCF40100BEY HCF40100BC1 PIN CONNECTIONS data in the 32nd stage is shifted into the first stage when the LEFT/RIGHT CONTROL is low and from the 1st stage to the 32nd stage when the LEFT/RIGHT CONTROL is high. M1 (Micro Package) F (Ceramic Frit Seal Package) 1/13 |
Numéro de pièce similaire - HCF40100BC1 |
|
Description similaire - HCF40100BC1 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |