Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AM79C864A Fiches technique(PDF) 1 Page - Advanced Micro Devices

No de pièce AM79C864A
Description  Physical Layer Controller With Scrambler (PLC-S)
Download  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AMD [Advanced Micro Devices]
Site Internet  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C864A Fiches technique(HTML) 1 Page - Advanced Micro Devices

  AM79C864A Datasheet HTML 1Page - Advanced Micro Devices AM79C864A Datasheet HTML 2Page - Advanced Micro Devices AM79C864A Datasheet HTML 3Page - Advanced Micro Devices AM79C864A Datasheet HTML 4Page - Advanced Micro Devices AM79C864A Datasheet HTML 5Page - Advanced Micro Devices AM79C864A Datasheet HTML 6Page - Advanced Micro Devices AM79C864A Datasheet HTML 7Page - Advanced Micro Devices AM79C864A Datasheet HTML 8Page - Advanced Micro Devices AM79C864A Datasheet HTML 9Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 51 page
background image
Publication# 15535
Rev. B
Amendment /0
Issue Date: November 1993
This document contains information on a product under development at Advanced Micro Devices, Inc. The information
is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed
product without notice.
3-3
Advanced
Micro
Devices
Am79C864A
Physical Layer Controller With Scrambler (PLC-S)
PRELIMINARY
DISTINCTIVE CHARACTERISTICS
s Implements FDDI PHY layer protocol for
ISO standard (FDDI) 9314-1
s Implements ANSI standard Stream Cipher
Scrambling/Descrambling
s Hardware Physical Connection Management
(PCM) support
s Performs Physical Connection insertion and
removal
s On-chip Link Error Monitor (LEM) and Link
Confidence Test (LCT)
s Line state detection
s Repeat filter
s Elasticity buffer and smoother functions
s 4B/5B encoding/decoding
s Full duplex operation
s Data framing
s Built-in Self Test
GENERAL DESCRIPTION
The Physical Layer Controller with Scrambler (PLC-S)
is a CMOS device which along with Physical Data
Transmitter (PDT) and Physical Data Receiver (PDR)
implements the Physical Layer Protocol (PHY) and por-
tions of the Station Management (SMT) of the ANSI Fi-
ber Distributed Data Interface (FDDI) standard. The
PLC-S, PDT and PDR are collectively known as the
AmPHY. PHY functions performed by the PLC-S in-
clude framing of data on symbol pair boundaries, the
elasticity buffer function, the smoothing function, 4B/5B
encoding and decoding of symbols, line state detection,
the repeat filter function, and Stream Cipher Scram-
bling/Descrambling. SMT functions performed include
Physical Connection Management (PCM), Physical
Connection
insertion
and
removal
and
Link
Error Monitor.
The PLC-S chip receives symbol-wide (5 bits) data
along with a 25 MHz recovered clock from the PDR chip
and searches for a JK symbol pair (also known as Start-
ing Delimiter). It uses the starting delimiter to establish
byte boundaries (i.e. to frame the data).
Framed data is then sent to the Elasticity Buffer which
serves to compensate for the frequency difference be-
tween the recovered clock and the local clock. Data out-
put by the Elasticity Buffer is checked by the Smoother
and when necessary, Idle symbols are inserted be-
tween frames to maintain a minimum number of Idle
symbols in the interframe gap.
The data is then decoded and sent to the Media Access
Control (MAC) chip. The data is byte-wide (10 bits) and
is clocked by a 12.5 MHz local clock.
The PLC-S receives byte-wide data from the MAC at
12.5 million bytes per second, encodes the data and
sends out symbol-wide data at 25 million symbols per
second to PDT chip. In the transmit path, there is a Re-
peat Filter to detect corrupted symbols and convert
them into the specified pattern of Halt and Idle symbols.
The Repeat Filter in each PLC-S chip converts the last
byte of a frame fragment into Idle symbols and thus
eventually removing fragments from the ring.
The PLC-S device includes a Stream Cipher Scrambler/
Descrambler as prescribed in the ANSI TP-PMD stan-
dard for transmission over twisted-pair cable. For
copper-based designs, the scrambler/descrambler may
be enabled either through software or hardware. For fi-
ber-based designs, the scrambler/descrambler is dis-
abled by default. For a detailed description of the
ANSI-compliant copper FDDI system using the PLC-S
device, refer to AMD PID #18258A,
Implementing FDDI
over Copper; The ANSI X3T9.5 Standard.
The PCM initializes the connection of neighboring PHYs
and manages the PHY signaling. PCM consists of the
PCM state machine, which determines the timing and
state requirements for PCM, and the PCM Pseudo
Code, which provides the information to be communi-
cated to the neighboring PCM and specifies the connec-
tion policies. The PLC-S chip contains the PCM State
Machine, while the PCM Pseudo Code is controlled by
software. The PCM State Machine communicates with
other PCMs using a bit signaling mechanism whereby
certain line states are received and transmitted. The
PCM also makes use of the Link Error Monitor in the


Numéro de pièce similaire - AM79C864A

FabricantNo de pièceFiches techniqueDescription
logo
Advanced Micro Devices
AM79C850 AMD-AM79C850 Datasheet
334Kb / 97P
   SUPERNET-R 3
AM79C850KC AMD-AM79C850KC Datasheet
334Kb / 97P
   SUPERNET-R 3
AM79C850KCW AMD-AM79C850KCW Datasheet
334Kb / 97P
   SUPERNET-R 3
AM79C873 AMD-AM79C873 Datasheet
543Kb / 44P
   NetPHY??-1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
AM79C873KCW AMD-AM79C873KCW Datasheet
543Kb / 44P
   NetPHY??-1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
More results

Description similaire - AM79C864A

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
MC33772 NXP-MC33772 Datasheet
302Kb / 2P
   Controller and Transformer Physical Layer
REV 4
logo
National Semiconductor ...
DP83256 NSC-DP83256 Datasheet
996Kb / 144P
   PLAYERa??Device (FDDI Physical Layer Controller)
DP83251 NSC-DP83251 Datasheet
657Kb / 96P
   PLAYER Device (FDDI Physical Layer Controller)
logo
Texas Instruments
DP83256 TI1-DP83256_11 Datasheet
1Mb / 146P
[Old version datasheet]   PLAYER(TM) Device (FDDI Physical Layer Controller)
logo
PMC-Sierra, Inc
PM5356 PMC-PM5356 Datasheet
63Kb / 4P
   622 Mbit/s ATM Physical Layer Device
PM5356-1 PMC-PM5356-1 Datasheet
36Kb / 2P
   622 Mbit/s ATM Physical Layer Device
logo
Texas Instruments
DP83840AVCE TI1-DP83840AVCE Datasheet
682Kb / 91P
[Old version datasheet]   10/100 Mb/s Ethernet Physical Layer
logo
National Semiconductor ...
DP83840A NSC-DP83840A Datasheet
434Kb / 89P
   10/100 Mb/s Ethernet Physical Layer
logo
Micro Linear Corporatio...
ML6692 MICRO-LINEAR-ML6692 Datasheet
325Kb / 21P
   100BASE-TX Physical Layer with MII
ML6697 MICRO-LINEAR-ML6697 Datasheet
331Kb / 16P
   100BASE-TX Physical Layer with MII
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com