Moteur de recherche de fiches techniques de composants électroniques |
|
ST16C2450IQ48 Fiches technique(PDF) 9 Page - Exar Corporation |
|
ST16C2450IQ48 Fiches technique(HTML) 9 Page - Exar Corporation |
9 / 30 page xr ST16C2450 REV. 4.0.1 2.97V TO 5.5V DUART 9 2.9 Receiver The receiver section contains an 8-bit Receive Shift Register (RSR) and 1 byte FIFO or Receive Holding Register (RHR). The RSR uses the 16X clock for timing. It verifies and validates every bit on the incoming character in the middle of each data bit. On the falling edge of a start or false start bit, an internal receiver counter starts counting at the 16X clock rate. After 8 clocks the start bit period should be at the center of the start bit. At this time the start bit is sampled and if it is still a logic 0 it is validated. Evaluating the start bit in this manner prevents the receiver from assembling a false character. The rest of the data bits and stop bits are sampled and validated in this same manner to prevent false framing. If there were any error(s), they are reported in the LSR register bits 2-4. Once the data is received, the error tags are immediately updated to reflect the status of the data byte in RHR register. RHR will generate a receive data ready interrupt upon receiving a character if IER bit-0 has been enabled. 2.9.1 Receive Holding Register (RHR) - Read-Only The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift Register. It provides the receive data interface to the host processor. The RHR register is part of the 1 byte receive FIFO that is 11-bits wide, the 3 extra bits are for the 3 error tags to be reported in LSR register. After the RHR is read, LSR bits 2-4 willl immediately be updated to reflect the errors for the next character byte transferred from the RSR. FIGURE 5. TRANSMITTER OPERATION FIGURE 6. RECEIVER OPERATION Transmit Holding Register (THR) Transmit Shift Register (TSR) Data Byte L S B M S B THR Interrupt (ISR bit-1) Enabled by IER bit-1 TXNOFIFO1 16X Clock Receive Data Shift Register (RSR) Receive Data Byte and Errors RHR Interrupt (ISR bit-2) Receive Data Holding Register (RHR) RXFIFO1 16X Clock Receive Data Characters Data Bit Validation Error Tags in LSR bits 4:2 |
Numéro de pièce similaire - ST16C2450IQ48 |
|
Description similaire - ST16C2450IQ48 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |