Moteur de recherche de fiches techniques de composants électroniques |
|
SN65LVDS303 Fiches technique(PDF) 6 Page - Texas Instruments |
|
SN65LVDS303 Fiches technique(HTML) 6 Page - Texas Instruments |
6 / 30 page www.ti.com SN65LVDS303 SLLS743A – JULY 2006 – REVISED JANUARY 2007 Table 2. TERMINAL FUNCTIONS NAME I/O DESCRIPTION D0+, D0– SubLVDS data link (active during normal operation) SubLVDS data link (active during normal operation when LS = high; high impedance if D1+, D1– SubLVDS out LS = low) CLK+, CLK– SubLVDS output clock; clock polarity is fixed. R0–R7 Red pixel data (8); terminal assignment depends on SWAP terminal setting. G0–G7 Green pixel data (8); terminal assignment depends on SWAP terminal setting. B0–B7 Blue pixel data (8); terminal assignment depends on SWAP terminal setting. HS Horizontal sync VS Vertical sync DE Data enable PCLK Input pixel clock; rising or falling clock polarity is selected by control input CPOL. CMOS in LS Link select (determines active SubLVDS data links and PLL range); see Table 3. Disables the CMOS drivers and turns off the PLL, putting device in shutdown mode 1 – Transmitter enabled 0 – Transmitter disabled (shutdown) Note: The TXEN input incorporates glitch-suppression logic to avoid device malfunction TXEN on short input spikes. It is necessary to pull TXEN high for longer than 10 µs to enable the transmitter. It is necessary to pull the TXEN input low for longer than 10 µs to disable the transmitter. At power up, the transmitter is enabled immediately if TXEN = 1 and disabled if TXEN = 0 Input clock polarity selection CPOL CMOS in 0 – rising edge clocking 1 – falling edge clocking Bus swap. Swaps the bus terminals to allow device placement on top or bottom of PCB. See pinout drawing for terminal assignments. SWAP CMOS in 0 – data input from B0...R7 1 – data input from R7...B0 VDD Supply voltage GND Supply ground VDDLVDS SubLVDS I/O supply voltage GNDLVDS SubLVDS ground Power supply(1) VDDPLLA PLL analog supply voltage GNDPLLA PLL analog GND VDDPLLD PLL digital supply voltage GNDPLLD PLL digital GND (1) For a multilayer PCB, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane. 6 Submit Documentation Feedback |
Numéro de pièce similaire - SN65LVDS303 |
|
Description similaire - SN65LVDS303 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |