Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AM29PDL129H5VKI Fiches technique(PDF) 4 Page - Advanced Micro Devices

No de pièce AM29PDL129H5VKI
Description  128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO
Download  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AMD [Advanced Micro Devices]
Site Internet  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29PDL129H5VKI Fiches technique(HTML) 4 Page - Advanced Micro Devices

  AM29PDL129H5VKI Datasheet HTML 1Page - Advanced Micro Devices AM29PDL129H5VKI Datasheet HTML 2Page - Advanced Micro Devices AM29PDL129H5VKI Datasheet HTML 3Page - Advanced Micro Devices AM29PDL129H5VKI Datasheet HTML 4Page - Advanced Micro Devices AM29PDL129H5VKI Datasheet HTML 5Page - Advanced Micro Devices AM29PDL129H5VKI Datasheet HTML 6Page - Advanced Micro Devices AM29PDL129H5VKI Datasheet HTML 7Page - Advanced Micro Devices AM29PDL129H5VKI Datasheet HTML 8Page - Advanced Micro Devices AM29PDL129H5VKI Datasheet HTML 9Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 49 page
background image
2
Am29PDL129H
November 2, 2005
GENERAL DESCRIPTION
The Am29PDL129H is a 128 Mbit, 3.0 volt-only Page Mode
and Simultaneous Read/Write Flash memory device orga-
nized as 8 Mwords. The device is offered in an 80-ball Fine-
pitch BGA package, and various multi-chip packages. The
word-wide data (x16) appears on DQ15-DQ0. This device
can be programmed in-system or in standard EPROM pro-
grammers. A 12.0 V VPP is not required for write or erase op-
erations.
The device offers fast page access times of 20 to 30 ns, with
corresponding random access times of 55 to 85 ns, respec-
tively, allowing high speed microprocessors to operate with-
out wait states. To eliminate bus contention the device has
separate chip enable (CE1#, CE2#), write enable (WE#) and
output enable (OE#) controls. Dual Chip Enables allow ac-
cess to two 64 Mbit partitions of the 128 Mbit memory space.
Simultaneous Read/Write Operation with
Zero Latency
The Simultaneous Read/Write architecture provides simul-
taneous operation by dividing the memory space into 4
banks, which can be considered to be four separate memory
arrays as far as certain operations are concerned. The de-
vice can improve overall system performance by allowing a
host system to program or erase in one bank, then immedi-
ately and simultaneously read from another bank with zero
latency (with two simultaneous operations operating at any
one time). This releases the system from waiting for the
completion of a program or erase operation, greatly improv-
ing system performance.
The device can be organized in both top and bottom sector
configurations. The banks are organized as follows:
Page Mode Features
The page size is 8 words. After initial page access is accom-
plished, the page mode operation provides fast read access
speed of random locations within that page.
Standard Flash Memory Features
The device requires a single 3.0 volt power supply (2.7 V
to 3.6 V or 2.7 V to 3.3 V) for both read and write functions.
Internally generated and regulated voltages are provided for
the program and erase operations.
The device is entirely command set compatible with the
JEDEC 42.4 single-power-supply Flash standard. Com-
mands are written to the command register using standard
microprocessor write timing. Register contents serve as in-
puts to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch ad-
dresses and data needed for the programming and erase
operations. Reading data out of the device is similar to read-
ing from other Flash or EPROM devices.
Device programming occurs by executing the program com-
mand sequence. The Unlock Bypass mode facilitates faster
programming times by requiring only two write cycles to pro-
gram data instead of four. Device erasure occurs by execut-
ing the erase command sequence.
The host system can detect whether a program or erase op-
eration is complete by reading the DQ7 (Data# Polling) and
DQ6 (toggle) status bits. After a program or erase cycle has
been completed, the device is ready to read array data or ac-
cept another command.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data con-
tents of other sectors. The device is fully erased when
shipped from the factory.
Hardware data protection measures include a low VCC de-
tector that automatically inhibits write operations during
power transitions. The hardware sector protection feature
disables both program and erase operations in any combina-
tion of sectors of memory. This can be achieved in-system or
via programming equipment.
The Erase Suspend/Erase Resume feature enables the
user to put erase on hold for any period of time to read data
from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If a
read is needed from the SecSi Sector area (One Time Pro-
gram area) after an erase suspend, then the user must use
the proper command sequence to enter and exit this region.
The device offers two power-saving features. When ad-
dresses have been stable for a specified amount of time, the
device enters the automatic sleep mode. The system can
also place the device into the standby mode. Power con-
sumption is greatly reduced in both these modes.
AMD’s Flash technology combined years of Flash memory
manufacturing experience to produce the highest levels of
quality, reliability and cost effectiveness. The device electri-
cally erases all bits within a sector simultaneously via
Fowler-Nordheim tunneling. The data is programmed using
hot electron injection.
Note: The next-generation S29PL129J will have a different bank configuration, as follows:
Chip Enable Configuration
CE1# Control
CE2# Control
Bank 1A
48 Mbit (32 Kw x 96)
Bank 2A
16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank 1B
16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank 2B
48 Mbit (32 Kw x 96)
Chip Enable Configuration
CE1# Control
CE2# Control
Bank 1A
16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank 2A
48 Mbit (32 Kw x 96)
Bank 1B
48 Mbit (32 Kw x 96)
Bank 2B
16 Mbit (4 Kw x 8 and 32 Kw x 31)


Numéro de pièce similaire - AM29PDL129H5VKI

FabricantNo de pièceFiches techniqueDescription
logo
SPANSION
AM29PDL129H53 SPANSION-AM29PDL129H53 Datasheet
841Kb / 49P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control and Dual chip Enable
AM29PDL129H53VKI SPANSION-AM29PDL129H53VKI Datasheet
841Kb / 49P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control and Dual chip Enable
AM29PDL129H53VKIN SPANSION-AM29PDL129H53VKIN Datasheet
841Kb / 49P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control and Dual chip Enable
More results

Description similaire - AM29PDL129H5VKI

FabricantNo de pièceFiches techniqueDescription
logo
SPANSION
AM29PDLI27H SPANSION-AM29PDLI27H Datasheet
750Kb / 68P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
AM29PDL127H SPANSION-AM29PDL127H Datasheet
991Kb / 68P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
logo
Advanced Micro Devices
AM29PDL127H AMD-AM29PDL127H Datasheet
991Kb / 68P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIOTM Control
logo
SPANSION
AM75PDL191CHHA SPANSION-AM75PDL191CHHA Datasheet
2Mb / 129P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM29PDL129H SPANSION-AM29PDL129H Datasheet
841Kb / 49P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control and Dual chip Enable
AM75PDL191CHH_0402 SPANSION-AM75PDL191CHH_0402 Datasheet
2Mb / 136P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM75PDL191BHHA SPANSION-AM75PDL191BHHA Datasheet
1Mb / 129P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM29PDL128G SPANSION-AM29PDL128G Datasheet
1Mb / 69P
   128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIO Control
AM29PDL640G SPANSION-AM29PDL640G Datasheet
1Mb / 61P
   64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
logo
Advanced Micro Devices
AM29DL642G AMD-AM29DL642G Datasheet
828Kb / 54P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only Simultaneous Read/Write Flash Memo
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com