Moteur de recherche de fiches techniques de composants électroniques |
|
SY10EL34 Fiches technique(PDF) 4 Page - Micrel Semiconductor |
|
SY10EL34 Fiches technique(HTML) 4 Page - Micrel Semiconductor |
4 / 5 page 4 Precision Edge® SY10EL34/L SY100EL34/L Micrel, Inc. M9999-031006 hbwhelp@micrel.com or (408) 955-1690 TIMING DIAGRAM The EN signal will freeze the internal clocks to the flip-flops on the first falling edge of CLK after its assertion. The internal dividers will maintain their state during the internal clock freeze and will return to clocking once the internal clocks are unfrozen. The outputs will transition to their next states in the same manner, time and relationship as they would have had the EN signal not been asserted. EN Q1 Q2 CLK Internal Clock Disabled Internal Clock Enabled Q0 |
Numéro de pièce similaire - SY10EL34_06 |
|
Description similaire - SY10EL34_06 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |