Moteur de recherche de fiches techniques de composants électroniques |
|
WM8772 Fiches technique(PDF) 52 Page - Wolfson Microelectronics plc |
|
WM8772 Fiches technique(HTML) 52 Page - Wolfson Microelectronics plc |
52 / 73 page WM8772EFT – 32 LEAD TQFP Production Data w PD Rev 4.2 October 2005 52 DIN1/2/3 are sampled by the WM8772EFT on the rising edge of DACBCLK so the controller must output DAC data that changes on the falling edge of DACBCLK. ADC data is output on DOUT and changes on the falling edge of ADCBCLK. By setting control bit DACBCP the polarity of DACBCLK may be reversed so that DIN1/2/3 are sampled on the falling edge of DACBCLK. By setting control bit ADCBCP the polarity of ADCBCLK may be reversed so that DOUT changes on the rising edge of ADCBCLK. ADCLRC DOUT DACBCLK DIN1/2/3 DACLRC WM8772 CODEC DSP/ ENCODER/ DECODER 3 ADCBCLK Figure 46 Master Mode AUDIO INTERFACE FORMATS Audio data is applied to the internal DAC filters, or output from the ADC filters, via the Digital Audio Interface. 5 popular interface formats are supported: • Left Justified mode • Right Justified mode • I 2S mode • DSP mode A • DSP mode B All 5 formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the exception of 32 bit right justified mode, which is not supported. In left justified, right justified and I 2S modes, the digital audio interface receives DAC data on the DIN1/2/3 inputs and outputs ADC data on DOUT. Audio Data for each stereo channel is time multiplexed with ADCLRC or DACLRC indicating whether the left or right channel is present. ADCLRC or DACLRC is also used as a timing reference to indicate the beginning or end of the data words. In left justified, right justified and I 2S modes, the minimum number of DACBCLK/ADCBCLK’s per DACLRC/ADCLRC period is 2 times the selected word length. ADCLRC/DACLRC must be high for a minimum of word length DACBCLK/ADCBCLK’s and low for a minimum of word length DACBCLK/ADCBCLK’s. Any mark to space ratio on ADCLRC/DACLRC is acceptable provided the above requirements are met. In DSP mode A or mode B, all 6 DAC channels are time multiplexed onto DIN1. DACLRC is used as a frame sync signal to identify the MSB of the first word. The minimum number of DACBCLK’s per DACLRC period is 6 times the selected word length. Any mark to space ratio is acceptable on DACLRC provided the rising edge is correctly positioned. The ADC data may also be output in DSP mode A or mode B, with ADCLRC used as a frame sync to identify the MSB of the first word. The minimum number of ADCBCLK’s per ADCLRC period is 2 times the selected word length |
Numéro de pièce similaire - WM8772_05 |
|
Description similaire - WM8772_05 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |