Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ZL50075 Fiches technique(PDF) 28 Page - Zarlink Semiconductor Inc

No de pièce ZL50075
Description  32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 2 Streams (8, 16, 32 or 64 Mbps), and 64 Inputs and 64 Outputs
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ZARLINK [Zarlink Semiconductor Inc]
Site Internet  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

ZL50075 Fiches technique(HTML) 28 Page - Zarlink Semiconductor Inc

Back Button ZL50075 Datasheet HTML 24Page - Zarlink Semiconductor Inc ZL50075 Datasheet HTML 25Page - Zarlink Semiconductor Inc ZL50075 Datasheet HTML 26Page - Zarlink Semiconductor Inc ZL50075 Datasheet HTML 27Page - Zarlink Semiconductor Inc ZL50075 Datasheet HTML 28Page - Zarlink Semiconductor Inc ZL50075 Datasheet HTML 29Page - Zarlink Semiconductor Inc ZL50075 Datasheet HTML 30Page - Zarlink Semiconductor Inc ZL50075 Datasheet HTML 31Page - Zarlink Semiconductor Inc ZL50075 Datasheet HTML 32Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 60 page
background image
ZL50075
Data Sheet
28
Zarlink Semiconductor Inc.
Note: After the PWR reset is removed, and on the application of a suitable master clock input, it takes
approximately 1 ms for the internal initialization to complete
• Automatic block initialization of the Connection Memory to all zeros occurs, without microprocessor
intervention
• All Group Control Registers are preset to 000C000C hex, corresponding to rates of 65 Mbps, no link
inversions, no fractional output bit advancements, internal clock source, and no input sample point delays
• The Input Clock Control Register is preset to 0DB hex, corresponding to:
- All clock inputs set to negative logic sense
- All frame pulse inputs set to negative logic sense
- All input frame pulses set to ST-BUS timing
• The Output Clock Control Register is pre-set to 060D1C3C hex, corresponding to:
- All clock outputs set to negative logic sense
- All frame pulse outputs set to negative logic sense
- All output frame pulses set to ST-BUS timing
- All output clock source selections to internal
- Clock outputs, CKo0 - 1 are preset to rates of 65 MHz and 32 MHz, respectively
Note: If the master clock input, CKi0, is not available, the microprocessor port will assert BERR on all accesses and
read cycles.
12.0
IEEE 1149.1 Test Access Port
The JTAG test port is implemented to meet the mandatory requirements of the IEEE 1149.1 (JTAG) standard. The
operation of the boundary-scan circuity is controlled by an external Test Access Port (TAP) Controller.
The ZL50075 uses the public instructions defined in IEEE 1149.1, with the provision of a 16-bit Instruction Register,
and three scannable Test Data Registers: Boundary Scan Register, Bypass Register and Device Identification
Register.
12.1
Test Access Port (TAP)
The Test Access Port (TAP) accesses the ZL50075 test functions. The interface consists of 4 input and 1 output
signal. as follows:
• Test Clock (TCK) - TCK provides the clock for the test logic. The TCK does not interfere with any on-chip
clock and thus remains independent in the functional mode. The TCK permits shifting of test data into or out
of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with
the on-chip logic.
• Test Mode Select (TMS) - The TAP Controller uses the logic signals received at the TMS input to control
test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally
pulled to VDD_IO when it is not driven from an external source.
• Test Data Input (TDi) - Serial input data applied to this port is fed either into the instruction register or into a
test data register, depending on the sequence previously applied to the TMS input. Both registers are
described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses.
This pin is internally pulled to VDD_IO when it is not driven from an external source.
• Test Data Output (TDo) - Depending on the sequence previously applied to the TMS input, the contents of
either the instruction register or data register are serially shifted out towards the TDo. The data out of the
TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan
cells, the TDo driver is set to a high impedance state.


Numéro de pièce similaire - ZL50075

FabricantNo de pièceFiches techniqueDescription
logo
Zarlink Semiconductor I...
ZL50070 ZARLINK-ZL50070 Datasheet
615Kb / 66P
   24 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps), and 96 Inputs and 96 Outputs
ZL50070GAC ZARLINK-ZL50070GAC Datasheet
615Kb / 66P
   24 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps), and 96 Inputs and 96 Outputs
ZL50070GAG2 ZARLINK-ZL50070GAG2 Datasheet
615Kb / 66P
   24 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps), and 96 Inputs and 96 Outputs
ZL50073 ZARLINK-ZL50073 Datasheet
616Kb / 67P
   32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps)
ZL50073 ZARLINK-ZL50073 Datasheet
616Kb / 68P
   32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps), and 128 Inputs and 128 Outputs
More results

Description similaire - ZL50075

FabricantNo de pièceFiches techniqueDescription
logo
Zarlink Semiconductor I...
ZL50073 ZARLINK-ZL50073 Datasheet
616Kb / 67P
   32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps)
ZL50073 ZARLINK-ZL50073_06 Datasheet
616Kb / 68P
   32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps), and 128 Inputs and 128 Outputs
ZL50060 ZARLINK-ZL50060 Datasheet
770Kb / 99P
   16 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16, or 32 Mbps), and 64 Inputs and 64 Outputs
ZL50070 ZARLINK-ZL50070 Datasheet
615Kb / 66P
   24 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps), and 96 Inputs and 96 Outputs
ZL50051 ZARLINK-ZL50051 Datasheet
562Kb / 67P
   8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
ZL50050 ZARLINK-ZL50050 Datasheet
694Kb / 94P
   8 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16, or 32 Mbps), and 32 Inputs and 32 Outputs
ZL50062 ZARLINK-ZL50062 Datasheet
883Kb / 68P
   16K-Channel Digital Switch with High Jitter Tolerance, Single Rate (2, 4, 8, or 16Mbps), and 64 Inputs and 64 Outputs
ZL50057 ZARLINK-ZL50057 Datasheet
815Kb / 108P
   12 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16, or 32 Mbps), and 48 Inputs and 48 Outputs
ZL50052 ZARLINK-ZL50052 Datasheet
449Kb / 59P
   8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (32 Mbps), and 16 Inputs and 16 Outputs
ZL50063 ZARLINK-ZL50063 Datasheet
453Kb / 60P
   16K-Channel Digital Switch with High Jitter Tolerance, Single Rate (32Mbps), and 32 Inputs and 32 Output
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com