Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼
Nom de la pièce

M95040_06 Datasheet(Fiches technique) 18 Page - STMicroelectronics

Numéro de pièce M95040_06
Description  4 Kbit, 2 Kbit and 1 Kbit Serial SPI bus EEPROM with high speed Clock
Télécharger  42 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet

 18 page
background image
M95040, M95020, M95010
Read Status Register (RDSR)
One of the major uses of this instruction is to allow the MCU to poll the state of the Write In
Progress (WIP) bit. This is needed because the device will not accept further WRITE or
WRSR instructions when the previous Write cycle is not yet finished.
As shown in Figure 9, to send this instruction to the device, Chip Select (S) is first driven
Low. The bits of the instruction byte are then shifted in, on Serial Data Input (D). The current
state of the bits in the Status Register is shifted out, on Serial Data Out (Q). The Read Cycle
is terminated by driving Chip Select (S) High.
The Status Register may be read at any time, even during a Write cycle (whether it be to the
memory area or to the Status Register). All bits of the Status Register remain valid, and can
be read using the RDSR instruction. However, during the current Write cycle, the values of
the non-volatile bits (BP0, BP1) become frozen at a constant value. The updated value of
these bits becomes available when a new RDSR instruction is executed, after completion of
the Write cycle. On the other hand, the two read-only bits (Write Enable Latch (WEL), Write
In Progress (WIP)) are dynamically updated during the on-going Write cycle.
Bits b7, b6, b5 and b4 are always read as 1. The status and control bits of the Status
Register are as follows:
WIP bit
The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write
Status Register cycle. When set to 1, such a cycle is in progress, when reset to 0 no such
cycle is in progress.
WEL bit
The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.
When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable
Latch is reset and no Write or Write Status Register instruction is accepted.
BP1, BP0 bits
The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be
software protected against Write instructions. These bits are written with the Write Status
Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to
1, the relevant memory area (as defined in Table 3) becomes protected against Write
(WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the
Hardware Protected mode has not been set.
Table 5.
Status Register format
Block Protect Bits
Write Enable Latch Bit
Write In Progress Bit

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42 

Datasheet Download

Numéro de composants électroniques

Numéro de pièceDescription des composantsHtml ViewFabricant
CAT15002Voltage Supervisor with 2-Kb and 4-Kb SPI Serial CMOS EEPROM 1 2 3 4 5 MoreCatalyst Semiconductor
M24128128 Kbit 64 Kbit and 32 Kbit serial I2C bus EEPROM 1 2 3 4 5 MoreSTMicroelectronics
M25P64_0764 Mbit Low Voltage Serial Flash Memory With 50MHz SPI Bus Interface 1 2 3 4 5 MoreSTMicroelectronics
NX25F011B1M-BIT 2M-BIT AND 4M-BIT SERIAL FLASH MEMORIES WITH 4-PIN SPI INTERFACE 1 2 3 4 5 MoreList of Unclassifed Manufacturers
TMC239High Current Microstep Stepper Motor Driver with protection / diagnosis and SPI Interface 1 2 3 4 5 MoreList of Unclassifed Manufacturers
M25PE808 Mbit low-voltage Page-Erasable Serial Flash memory with Byte alterability 50MHz SPI bus standard pinout 1 2 3 4 5 MoreSTMicroelectronics
25AA320A32K SPI Bus Serial EEPROM 1 2 3 4 5 MoreMicrochip Technology
M25P202 Mbit Low Voltage Serial Flash Memory With 40MHz SPI Bus Interface 1 2 3 4 5 MoreSTMicroelectronics
M34C02-W2 Kbit Serial I²C Bus EEPROM for DIMM serial presence detect 1 2 3 4 5 MoreSTMicroelectronics
USBN9603Universal Serial Bus Full Speed Function Controller with Enhanced DMA Support 1 2 3 4 5 MoreNational Semiconductor (TI)

Lien URL

AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Favoris   |   Echange de liens   |   Fabricants
All Rights Reserved ©

Mirror Sites
English :  ,  |   Chinese :  |   German :  |   Japanese :  |   Russian :
Korean :   |   Spanish :  |   French :  |   Italian :  |   Portuguese :  |   Polish :