Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD9237BCP-40EB Fiches technique(PDF) 9 Page - Analog Devices

No de pièce AD9237BCP-40EB
Description  12-Bit, 20 MSPS/40 MSPS/65 MSPS 3 V Low Power A/D Converter
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD9237BCP-40EB Fiches technique(HTML) 9 Page - Analog Devices

Back Button AD9237BCP-40EB Datasheet HTML 5Page - Analog Devices AD9237BCP-40EB Datasheet HTML 6Page - Analog Devices AD9237BCP-40EB Datasheet HTML 7Page - Analog Devices AD9237BCP-40EB Datasheet HTML 8Page - Analog Devices AD9237BCP-40EB Datasheet HTML 9Page - Analog Devices AD9237BCP-40EB Datasheet HTML 10Page - Analog Devices AD9237BCP-40EB Datasheet HTML 11Page - Analog Devices AD9237BCP-40EB Datasheet HTML 12Page - Analog Devices AD9237BCP-40EB Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
AD9237
Rev. 0 | Page 9 of 28
TERMINOLOGY
Analog Bandwidth (Full Power Bandwidth)
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Aperture Delay (tA)
The delay between the 50% point of the rising edge of the clock
and the instant at which the analog input is sampled.
Aperture Jitter (tJ)
The sample-to-sample variation in aperture delay.
Integral Nonlinearity (INL)
The deviation of each individual code from a line drawn from
negative full scale through positive full scale. The point used
as negative full scale occurs ½ LSB before the first code
transition. Positive full scale is defined as a level 1½ LSBs
beyond the last code transition. The deviation is measured
from the middle of each particular code to the true straight line.
Differential Nonlinearity (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Guaranteed
no missing codes to 12-bit resolution indicates that all 4096
codes must be present over all operating ranges.
Offset Error
The major carry transition should occur for an analog value
½ LSB below VIN+ = VIN–. Offset error is defined as the
deviation of the actual transition from that point.
Gain Error
The first code transition should occur at an analog value
½ LSB above negative full scale. The last transition should occur
at an analog value 1½ LSB below the positive full scale. Gain
error is the deviation of the actual difference between first and
last code transitions and the ideal difference between first and
last code transitions.
Temperature Drift
The temperature drift for offset error and gain error specifies
the maximum change from the initial (25°C) value to the value
at TMIN or TMAX.
Power Supply Rejection Ratio
The change in full scale from the value with the supply at the
minimum limit to the value with the supply at its maximum
limit.
Total Harmonic Distortion (THD)1
The ratio of the rms sum of the first six harmonic components
to the rms value of the measured input signal.
Signal-To-Noise and Distortion (SINAD)1
The ratio of the rms signal amplitude to the rms value of the
sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc.
Effective Number of Bits (ENOB)
The effective number of bits for a device for sine wave inputs
at a given input frequency can be calculated directly from its
measured SINAD using the following formula:
ENOB = (SINADdBFS − 1.76)/6.02
Signal-to-Noise Ratio (SNR)1
The ratio of the rms signal to the rms value of the sum of all
other spectral components below the Nyquist frequency,
excluding the first six harmonics and dc.
Spurious-Free Dynamic Range (SFDR)1
SFDR is the difference in dB between the rms amplitude of the
input signal and the rms value of the peak spurious signal. The
peak spurious signal may not be an harmonic.
Two-Tone SFDR1
The ratio of the rms value of either input tone to the rms value
of the peak spurious component. The peak spurious component
may or may not be an IMD product.
Clock Pulse Width and Duty Cycle
Pulse width high is the minimum amount of time that the clock
pulse should be left in the Logic 1 state to achieve rated
performance. Pulse width low is the minimum time the clock
pulse should be left in the low state. At a given clock rate, these
specifications define an acceptable clock duty cycle.
Minimum Conversion Rate
The clock rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed
limit.
Maximum Conversion Rate
The clock rate at which parametric testing is performed.
Output Propagation Delay (tPD)
The delay between the clock logic threshold and the time when
all bits are within valid logic levels.
Out-of-Range Recovery Time
The time it takes the ADC to reacquire the analog input after a
transition from 10% above positive full scale to 10% above
negative full scale, or from 10% below negative full scale to 10%
below positive full scale.
1 AC specifications may be reported in dBc (degrades as signal levels are
lowered) or in dBFS (always related back to converter full scale).


Numéro de pièce similaire - AD9237BCP-40EB

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9237BCP-40EB AD-AD9237BCP-40EB Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
More results

Description similaire - AD9237BCP-40EB

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD9237 AD-AD9237_15 Datasheet
570Kb / 24P
   12-Bit, 20 MSPS/40 MSPS/65 MSPS 3 V Low Power A/D Converter
REV. C
AD9238 AD-AD9238_15 Datasheet
1Mb / 48P
   12-Bit, 20 MSPS/40 MSPS/65 MSPS Dual A/D Converter
REV. C
AD9245 AD-AD9245_15 Datasheet
810Kb / 32P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 3 V A/D Converter
Rev. E
AD9238 AD-AD9238_05 Datasheet
1Mb / 48P
   12-Bit, 20 MSPS/40 MSPS/65 MSPS Dual A/D Converter
REV. B
AD9245 AD-AD9245 Datasheet
881Kb / 32P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 3 V A/D Converter
REV. D
AD9235 AD-AD9235_15 Datasheet
838Kb / 40P
   12-Bit, 20/40/65 MSPS 3 V A/D Converter
REV. D
AD9235BCPZ-65 AD-AD9235BCPZ-65 Datasheet
838Kb / 40P
   12-Bit, 20/40/65 MSPS 3 V A/D Converter
REV. D
AD9235BCP-65EBZ AD-AD9235BCP-65EBZ Datasheet
838Kb / 40P
   12-Bit, 20/40/65 MSPS 3 V A/D Converter
REV. D
AD9235BCPZ-20 AD-AD9235BCPZ-20 Datasheet
838Kb / 40P
   12-Bit, 20/40/65 MSPS 3 V A/D Converter
REV. D
AD9235BCP-20EBZ AD-AD9235BCP-20EBZ Datasheet
838Kb / 40P
   12-Bit, 20/40/65 MSPS 3 V A/D Converter
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com