Moteur de recherche de fiches techniques de composants électroniques |
|
AD5622AKSZ-2500RL7 Fiches technique(PDF) 7 Page - Analog Devices |
|
AD5622AKSZ-2500RL7 Fiches technique(HTML) 7 Page - Analog Devices |
7 / 24 page AD5602/AD5612/AD5622 Rev. B | Page 7 of 24 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS ADDR 1 SCL 2 SDA 3 VOUT 6 GND 5 VDD 4 AD5602/ AD5612/ AD5622 TOP VIEW (Not to Scale) Figure 3. Pin Configuration Table 5. Pin Function Descriptions Pin No. Mnemonic Description 1 ADDR Three-State Address Input. Sets the two least significant bits (Bit A1, Bit A0) of the 7-bit slave address (see Table 6). 2 SCL Serial Clock Line. This is used in conjunction with the SDA line to clock data into or out of the 16-bit input register. 3 SDA Serial Data Line. This is used in conjunction with the SCL line to clock data into or out of the 16-bit input register. It is a bidirectional, open-drain data line that should be pulled to the supply with an external pull-up resistor. 4 VDD Power Supply Input. These parts can be operated from 2.7 V to 5.5 V, and VDD should be decoupled to GND. 5 GND Ground. The ground reference point for all circuitry on the part. 6 VOUT Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation. |
Numéro de pièce similaire - AD5622AKSZ-2500RL7 |
|
Description similaire - AD5622AKSZ-2500RL7 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |