Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

74LVC2G74DC Fiches technique(PDF) 1 Page - NXP Semiconductors

No de pièce 74LVC2G74DC
Description  Single D-type flip-flop with set and reset; positive edge trigger
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  PHILIPS [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LVC2G74DC Fiches technique(HTML) 1 Page - NXP Semiconductors

  74LVC2G74DC Datasheet HTML 1Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 2Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 3Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 4Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 5Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 6Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 7Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 8Page - NXP Semiconductors 74LVC2G74DC Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 20 page
background image
1.
General description
The 74LVC2G74 is a high-performance, low-voltage, Si-gate CMOS device, superior to
most advanced CMOS compatible TTL families.
The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D)
inputs, clock (CP) inputs, set (SD) and (RD) inputs, and complementary Q and Q outputs.
This device is fully specified for partial power down applications using IOFF.
The IOFF circuitry disables the output, preventing damaging backflow current through the
device when it is powered down.
The set and reset are asynchronous active LOW inputs and operate independently of the
clock input. Information on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D inputs must be stable, one set-up time
prior to the LOW-to-HIGH clock transition for predictable operation.
Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and
fall times.
2.
Features
s Wide supply voltage range from 1.65 V to 5.5 V
s 5 V tolerant inputs for interfacing with 5 V logic
s High noise immunity
s Complies with JEDEC standard:
x JESD8-7 (1.65 V to 1.95 V)
x JESD8-5 (2.3 V to 2.7 V)
x JESD8-B/JESD36 (2.7 V to 3.6 V)
s
±24 mA output drive (V
CC = 3.0 V)
s ESD protection:
x HBM EIA/JESD22-A114-C exceeds 2000 V
x MM EIA/JESD22-A115-A exceeds 200 V
s CMOS low power consumption
s Latch-up performance exceeds 250 mA
s Direct interface with TTL levels
s Inputs accept voltages up to 5 V
s Multiple package options
s Specified from
−40 °Cto+85 °C and −40 °C to +125 °C
74LVC2G74
Single D-type flip-flop with set and reset; positive edge trigger
Rev. 01 — 3 November 2005
Product data sheet


Numéro de pièce similaire - 74LVC2G74DC

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
74LVC2G74DC NXP-74LVC2G74DC Datasheet
104Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 03-9 August 2007
74LVC2G74DC NXP-74LVC2G74DC Datasheet
123Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 06-23 December 2009
logo
Nexperia B.V. All right...
74LVC2G74DC NEXPERIA-74LVC2G74DC Datasheet
278Kb / 18P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 14 - 27 August 2021
74LVC2G74DC-Q100 NEXPERIA-74LVC2G74DC-Q100 Datasheet
231Kb / 15P
   Single D-type flip-flop with set and reset; positive edge trigger
More results

Description similaire - 74LVC2G74DC

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
74LVC1G74DC.125 NXP-74LVC1G74DC.125 Datasheet
299Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 12-2 April 2013
74LVC1G74 NXP-74LVC1G74_10 Datasheet
202Kb / 25P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 9-5 August 2010
logo
Nexperia B.V. All right...
74LVC1G74-Q100 NEXPERIA-74LVC1G74-Q100 Datasheet
245Kb / 16P
   Single D-type flip-flop with set and reset; positive edge trigger
logo
NXP Semiconductors
74LVC1G74 PHILIPS-74LVC1G74 Datasheet
112Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
2005 Feb 01
74LVC1G74 NXP-74LVC1G74 Datasheet
103Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 11-4 June 2012
74LVC2G74 NXP-74LVC2G74 Datasheet
104Kb / 19P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 03-9 August 2007
74LVC1G74 NXP-74LVC1G74_09 Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
74LVC1G74 NXP-74LVC1G74_09 Datasheet
549Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 08-3 December 2009
74LVC2G74 NXP-74LVC2G74_09 Datasheet
123Kb / 21P
   Single D-type flip-flop with set and reset; positive edge trigger
Rev. 06-23 December 2009
logo
Nexperia B.V. All right...
74LVC2G74-Q100 NEXPERIA-74LVC2G74-Q100 Datasheet
231Kb / 15P
   Single D-type flip-flop with set and reset; positive edge trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com