Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

74LVCH162373ADGG Fiches technique(PDF) 2 Page - NXP Semiconductors

No de pièce 74LVCH162373ADGG
Description  16-bit D-type transparent latch with 30 ohm series termination resistors; 5 V input/output tolerant; 3-state
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  PHILIPS [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LVCH162373ADGG Fiches technique(HTML) 2 Page - NXP Semiconductors

  74LVCH162373ADGG Datasheet HTML 1Page - NXP Semiconductors 74LVCH162373ADGG Datasheet HTML 2Page - NXP Semiconductors 74LVCH162373ADGG Datasheet HTML 3Page - NXP Semiconductors 74LVCH162373ADGG Datasheet HTML 4Page - NXP Semiconductors 74LVCH162373ADGG Datasheet HTML 5Page - NXP Semiconductors 74LVCH162373ADGG Datasheet HTML 6Page - NXP Semiconductors 74LVCH162373ADGG Datasheet HTML 7Page - NXP Semiconductors 74LVCH162373ADGG Datasheet HTML 8Page - NXP Semiconductors 74LVCH162373ADGG Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 17 page
background image
2004 Feb 05
2
Philips Semiconductors
Product specification
16-bit D-type transparent latch; 30
Ω series termination
resistors; 5 V tolerant inputs/outputs; 3-state
74LVC162373A;
74LVCH162373A
FEATURES
• 5 V tolerant inputs/outputs for interfacing with 5 V logic
• Wide supply voltage range from 1.2 to 3.6 V
• CMOS low power consumption
• MULTIBYTE flow-through standard pin-out architecture
• Low inductance multiple power and ground pins for
minimum noise and ground bounce
• Direct interface with TTL levels
• All data inputs have bushold (74LVCH162373A only)
• High-impedance when VCC =0V
• Complies with JEDEC standard no. 8-1A
• ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
• Specified from −40 to +85 °C and −40 to +125 °C.
DESCRIPTION
The 74LVC(H)162373A is a 16-bit D-type transparent
latch featuring separate D-type inputs for each latch and
3-state outputs for bus oriented applications. One latch
enable (pin nLE) input and one output enable (pin nOE)
are provided for each octal. Inputs can be driven from
either 3.3 or 5 V devices. In 3-state operation, outputs can
handle 5 V. These features allow the use of these devices
in a mixed 3.3 and 5 V environment.
The 74LVC(H)162373A consists of 2 sections of eight
D-type transparent latches with 3-state true outputs. When
pin nLE is HIGH, data at the corresponding data inputs
(pins nDn) enter the latches. In this condition the latches
are transparent, i.e., a latch output will change each time
its corresponding data inputs changes.
When pin nLE is LOW the latches store the information
that was present at the data inputs a set-up time preceding
the HIGH-to-LOW transition of pin nLE. When pin nOE is
LOW, the contents of the eight latches are available at the
outputs. When pin nOE is HIGH, the outputs go to the
high-impedance OFF-state. Operation of the nOE input
does not affect the state of the latches.
The 74LVCH162373A bushold data inputs eliminates the
need for external pull-up resistors to hold unused inputs.
The 74LVC(H)162373A is designed with 30
Ω series
termination resistors in both high and low output stages to
reduce line noise.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf ≤ 2.5 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW).
PD =CPD × VCC2 × fi × N+ Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
propagation delay nDn to nQn
CL = 50 pF; VCC = 3.3 V
3.3
ns
propagation delay nLE to nQn
CL = 50 pF; VCC = 3.3 V
3.5
ns
tPZH/tPZL
3-state output enable time nOE to nQn CL = 50 pF; VCC = 3.3 V
4.0
ns
tPHZ/tPLZ
3-state output disable time nOE to nQn CL = 50 pF; VCC = 3.3 V
3.4
ns
CI
input capacitance
5.0
pF
CPD
power dissipation per latch
VCC = 3.3 V; notes 1 and 2
outputs enabled
26
pF
outputs disabled
19
pF


Numéro de pièce similaire - 74LVCH162373ADGG

FabricantNo de pièceFiches techniqueDescription
logo
Nexperia B.V. All right...
74LVCH162373ADGG NEXPERIA-74LVCH162373ADGG Datasheet
246Kb / 14P
   16-bit D-type transparent latch; 30 Ω series termination resistors; 5 V tolerant inputs/outputs; 3-state
Rev. 6 - 16 September 2021
More results

Description similaire - 74LVCH162373ADGG

FabricantNo de pièceFiches techniqueDescription
logo
Nexperia B.V. All right...
74LVC162373A NEXPERIA-74LVC162373A Datasheet
246Kb / 14P
   16-bit D-type transparent latch; 30 Ω series termination resistors; 5 V tolerant inputs/outputs; 3-state
Rev. 6 - 16 September 2021
logo
NXP Semiconductors
74LVT162373 PHILIPS-74LVT162373 Datasheet
121Kb / 12P
   3.3 V LVT 16-bit transparent D-type latch with 30 ohm termination resistors 3-State
1999 Sep 23
logo
Nexperia B.V. All right...
74LVT162373 NEXPERIA-74LVT162373 Datasheet
216Kb / 13P
   3.3 V 16-bit transparent D-type latch with 30 Ω termination resistors; 3-state
Rev. 2 - 1 October 2018
logo
NXP Semiconductors
74LVC_LVCH162245A PHILIPS-74LVC_LVCH162245A_15 Datasheet
237Kb / 16P
   16-bit transceiver with direction pin, 30 ??series termination resistors; 5 V tolerant input/output; 3-state
Rev. 6-23 November 2011
74LVC_LVCH162244A PHILIPS-74LVC_LVCH162244A_15 Datasheet
180Kb / 15P
   16-bit buffer/line driver; 30 ??series termination resistors; 5 V tolerant input/output; 3-state
Rev. 6-16 December 2011
74LVCH16373A PHILIPS-74LVCH16373A Datasheet
114Kb / 17P
   16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
2003 Dec 08
logo
Nexperia B.V. All right...
74LVC16373A NEXPERIA-74LVC16373A Datasheet
261Kb / 15P
   16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
Rev. 10 - 1 October 2021
74LVC16373A-Q100 NEXPERIA-74LVC16373A-Q100 Datasheet
252Kb / 15P
   16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
logo
NXP Semiconductors
74LVC322244A PHILIPS-74LVC322244A Datasheet
77Kb / 16P
   32-bit buffer/line driver; with 30 ohm series termination resistors; 5 V input/output tolerant; 3-state
1999 Aug 31
74LVC_LVCH16373A PHILIPS-74LVC_LVCH16373A_15 Datasheet
212Kb / 17P
   16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
Rev. 8-6 January 2014
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com