Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

GS88136AT-250 Fiches technique(PDF) 1 Page - GSI Technology

No de pièce GS88136AT-250
Description  512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  GSI [GSI Technology]
Site Internet  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS88136AT-250 Fiches technique(HTML) 1 Page - GSI Technology

  GS88136AT-250 Datasheet HTML 1Page - GSI Technology GS88136AT-250 Datasheet HTML 2Page - GSI Technology GS88136AT-250 Datasheet HTML 3Page - GSI Technology GS88136AT-250 Datasheet HTML 4Page - GSI Technology GS88136AT-250 Datasheet HTML 5Page - GSI Technology GS88136AT-250 Datasheet HTML 6Page - GSI Technology GS88136AT-250 Datasheet HTML 7Page - GSI Technology GS88136AT-250 Datasheet HTML 8Page - GSI Technology GS88136AT-250 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 36 page
background image
GS88118A(T/D)/GS88132A(D)/GS88136A(T/D)
512K x 18, 256K x 36
9Mb Synchronous Burst SRAMs
250 MHz–133 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
100-Pin TQFP & 165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.04 3/2005
1/36
© 2001, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard packages
Functional Description
Applications
The GS88118/36AT/D is a 9,437,184-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1, E2), address burst
control inputs (ADSP, ADSC, ADV) and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
SCD Pipelined Reads
The GS88118/36AT/D is a SCD (Single Cycle Deselect)
pipelined synchronous SRAM. DCD (Dual Cycle Deselect)
versions are also available. SCD SRAMs pipeline deselect
commands one stage less than read commands. SCD RAMs
begin turning off their outputs immediately after the deselect
command has been captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS88118/36AT/D operates on a 2.5 V or 3.3 V power
supply. All input are 3.3 V and 2.5 V compatible. Separate
output power (VDDQ) pins are used to decouple output noise
from the internal circuits and are 3.3 V and 2.5 V compatible.
Parameter Synopsis
-250 -225 -200 -166 -150 -133 Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
4.0
2.7
4.4
3.0
5.0
3.4
6.0
3.8
6.7
4.0
7.5
ns
ns
Curr (x18)
Curr (x36)
280
330
255
300
230
270
200
230
185
215
165
190
mA
mA
Flow
Through
2-1-1-1
tKQ
tCycle
5.5
5.5
6.0
6.0
6.5
6.5
7.0
7.0
7.5
7.5
8.5
8.5
ns
ns
Curr (x18)
Curr (x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
mA


Numéro de pièce similaire - GS88136AT-250

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS88136BD-150 GSI-GS88136BD-150 Datasheet
1Mb / 39P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88136BD-150I GSI-GS88136BD-150I Datasheet
1Mb / 39P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88136BD-150IV GSI-GS88136BD-150IV Datasheet
1Mb / 36P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88136BD-150V GSI-GS88136BD-150V Datasheet
1Mb / 36P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88136BD-200 GSI-GS88136BD-200 Datasheet
1Mb / 39P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
More results

Description similaire - GS88136AT-250

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS881E18 GSI-GS881E18 Datasheet
839Kb / 37P
   512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS880E18AT GSI-GS880E18AT Datasheet
596Kb / 24P
   512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs
GS880F18BT GSI-GS880F18BT Datasheet
599Kb / 27P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E18T-V GSI-GS881E18T-V Datasheet
1Mb / 36P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS880E18BT GSI-GS880E18BT Datasheet
645Kb / 28P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88237AB GSI-GS88237AB Datasheet
720Kb / 28P
   256K x 36 9Mb Synchronous Burst SRAMs
GS880F18BT-V GSI-GS880F18BT-V Datasheet
844Kb / 21P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS880V18BT GSI-GS880V18BT Datasheet
579Kb / 23P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018AT-250 GSI-GS88018AT-250 Datasheet
756Kb / 26P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88036CGT-200 GSI-GS88036CGT-200 Datasheet
263Kb / 24P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com