Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

GS880Z18BGT-300 Fiches technique(PDF) 11 Page - GSI Technology

No de pièce GS880Z18BGT-300
Description  9Mb Pipelined and Flow Through Synchronous NBT SRAM
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  GSI [GSI Technology]
Site Internet  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS880Z18BGT-300 Fiches technique(HTML) 11 Page - GSI Technology

Back Button GS880Z18BGT-300 Datasheet HTML 7Page - GSI Technology GS880Z18BGT-300 Datasheet HTML 8Page - GSI Technology GS880Z18BGT-300 Datasheet HTML 9Page - GSI Technology GS880Z18BGT-300 Datasheet HTML 10Page - GSI Technology GS880Z18BGT-300 Datasheet HTML 11Page - GSI Technology GS880Z18BGT-300 Datasheet HTML 12Page - GSI Technology GS880Z18BGT-300 Datasheet HTML 13Page - GSI Technology GS880Z18BGT-300 Datasheet HTML 14Page - GSI Technology GS880Z18BGT-300 Datasheet HTML 15Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
GS880Z18/36BT-333/300/250/200/150
Rev: 1.02 10/2004
11/24
© 2001, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Note:
There is a pull-up device on the FT pin and a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate
in the default states as specified in the above tables.
Burst Counter Sequences
BPR 1999.05.18
Mode Pin Functions
Mode Name
Pin Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00


Numéro de pièce similaire - GS880Z18BGT-300

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS880Z18BGT-150IV GSI-GS880Z18BGT-150IV Datasheet
933Kb / 24P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18BGT-150V GSI-GS880Z18BGT-150V Datasheet
933Kb / 24P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18BGT-200IV GSI-GS880Z18BGT-200IV Datasheet
933Kb / 24P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18BGT-200V GSI-GS880Z18BGT-200V Datasheet
933Kb / 24P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18BGT-250IV GSI-GS880Z18BGT-250IV Datasheet
933Kb / 24P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
More results

Description similaire - GS880Z18BGT-300

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS881Z18B GSI-GS881Z18B Datasheet
614Kb / 39P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18-V GSI-GS880Z18-V Datasheet
933Kb / 24P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS882Z18BB-V GSI-GS882Z18BB-V Datasheet
1Mb / 33P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS882ZV18BB GSI-GS882ZV18BB Datasheet
881Kb / 33P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880ZV18BT GSI-GS880ZV18BT Datasheet
573Kb / 23P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS882Z18B GSI-GS882Z18B Datasheet
621Kb / 34P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18AT GSI-GS881Z18AT Datasheet
707Kb / 31P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BT-V GSI-GS881Z18BT-V Datasheet
1Mb / 37P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS882Z18AB GSI-GS882Z18AB Datasheet
892Kb / 35P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18AT-133 GSI-GS880Z18AT-133 Datasheet
753Kb / 25P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com